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Preface
In the past decade, charge-coupled-device (CCD) technology has been
responsible for many VLSI innovations. Devices such as delay lines, transversal
filters, analog-to-digital converters, digital-to-analog converters, memories and
solid-state image sensors have been implemented using this technology.
Image sensors have gained much attention as an alternative and enhancement
to the more conventional silver-halide technology of the past. Area-array
detectors that are compatible with National Television Standards Committee
(NTSC) requirements have been developed by many companies, have been rapidly
accepted, and occupy an established and growing market. However, the push for
sensors with higher resolution for electronic-still-camera applications has resulted
in decreased photoelement size. Devices with over a million elements have been
made with pixels as small as 6.8 /xm x 6.8 /xm [1].
As these photoelements decrease in size, much development is required to
maintain the equivalent photographic speed, or ASA of these devices [2]. This value
can be improved by increasing the quantum efficiency of the individual
photoelements, and/or by reducing the total amount of noise. Although detectors
have been developed employing overlaying photoconductors [3] to increase their
quantum efficiency near unity, devices that employ photoelements with gain are
found to have excessive pattern noise [4], and require larger CCD shift registers to
carry out the signal charge. Therefore, it is expected that further ASA
improvements will require the reduction of sensor noise. While there is a
fundamental limitation of the photon-shot noise, areas for improvement in noise
performance still exist. For example, dark-current and output-structure noise
sources are still dominant within today's technology. It is the aim of this work to
suggest a means through which the noise of charge-detection circuits can be
reduced.
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Abstract
A iow-noise, CCD electrometer is presented that makes use of devices akin to
buried-channel, LDD NMOS FETs. Self-aligned source and drain contacts are used
that result in high performance and a simplified process. These devices were
fabricated in a scaled, buried-channel NMOS CCD process without adding any
process complexity. In spite of the higher capacitances associated with the scaled
process (higher levels of doping and thinner gate oxides) in which this device was
constructed, the input referred voltage responsivity or sensitivity of this
electrometer is 15 /xV/electron, the highest reported to date. This high
responsivity leads to superior noise performance. At room temperature, the
output amplifier's input-referred-noise component is only 7.5 electrons rms over a
-3dB bandwidth of 35.9 MHz. The total input-referred noire of this wide-band
electrometer is only 7.2 electrons rms, with correlated double-sampling employed
to eliminate kTC noise. Therefore, the noise performance has been greatly
improved over the current state-of-the-art, floating-diffusion, amplifier-type
electrometers.
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1. Introduction
The resolution of charge-coupled-device (CCD) image sensors is increased by
increasing the number of photoelements or pixels. As this number increases,
either the active-image area increases or the pixel size decreases, and it is often
more desirable to decrease the size of the pixels than to increase the chip size for
several reasons. One of these is that as the image area increases the size of the
optics increases, but it is preferable to use compact optics for cost reasons and to
keep the size of the total system small. Another reason for shrinking the pixel's
size instead of increasing that of the image area is based on area-dependent yield,
and hence device cost [5].
As the pixels shrink in size, the amount of signal charge that they can collect
decreases since the charge capacity of the CCD is given in terms of electrons
/cm2
[6]. The amount of noise however does not decrease at the same rate, and many
dominant-noise components are actually independent of pixel size as will be shown.
One of these noise components arises from the output circuit. Hence the
proportion of any output signal due to noise necessarily increases. Therefore it is
of great interest to develop low-noise-output structures to maintain the signal-to-
noise ratio (S/N) of these high-density imaging devices.
2. Historical Review
Many charge-detection schemes have been devised for CCDs, and are grouped
into either of two categories: a destructive type where the signal charge is lost in
the detection process, or a nondestructive type where the signal charge is not lost.
The most simple output technique is to provide a diffusion or drain that acts
as a sink for the signal charge that is "pushed
out"
of the CCD over a potential
barrier formed underneath a static gate directly preceding the CCD as shown in
Figure 2.1. The signal charge is then detected as a current pulse. The change in
output voltage is thus given by
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However, since i() = dq/ dt,
(2.1)
*--fe'T --fa-
fe/c
(2.2)
Although simple, this technique requires that an off-chip amplifier be used that has
a relatively low-input impedance, (as compared with that of the junction alone),
and hence results in reduced sensitivity and speed. A practical value for C used in
this configuration would be on the order of picofarads, whereas the capacitance of
the diffusion on chip would be on the order of femtofarads.
A common configuration for nondestructive-charge detection is called a
floating-gate amplifier and is shown in Figure 2.2. The voltage change on the
floating gate (Alfc) induced by a signal charge (Qsic) present in the channel
beneath it is given by
V BIRS Fl oat ing
Gate
ouer
Figure 2.2: Floating-Gate, Charge-Detection Circuit
QanCp + Cdep{Cox\ + Cj)
where, CP = Cqxz + C0. Therefore, for a surface-channel CCD (SCCD) where the
depletion-region capacitance, CDEP, is much smaller than CP or Cqxi. the change in
gate voltage is given by
AVro * ^-. (2.4)
However, this approximation is not valid for a buried-channel CCD (BCCD) since its
channel is farther away from the surface, resulting in less capacitive coupling
between the charge and the floating gate. The voltage-dependent depletion
capacitance thus plays a significant role in determining AVpc for a BCCD.
Therefore, because of linearity considerations, this type of sensing is not favored
for BCCDs. In addition, to obtain a high-voltage responsivity with this configuration
Cp must be minimized. This can be done by reducing Cqxz, but this may result in
the requirement of an unusually high bias voltage, (i.e. higher-than-usual supply
voltages.) Another disadvantage of this configuration is that its low-voltage
responsivity results in a higher input-referred, noise-level component due to the
on-chip amplifier itself, and a lower output signal for a given Qsjc
Another nondestructive technique is known as the distributed floating-gate
amplifier, and is shown in Figure 2.3. In this configuration, the same signal-charge
packet is sensed several times by many floating gates. These signals are then
combined in an output CCD. Although in principle this proposal allows the overall
sensitivity to increase linearly with the number of stages, Npc, and the S/N to
increase by y/NpG, it is not suited for use with BCCDs for the reasons given above.
It also consumes more power and chip area than other configurations. Other
disadvantages are that it is complicated, (especially for multiple-readout registers
typically employed with high-resolution area-array detectors), and is difficult to
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operate while maintaining stability since it is very sensitive to dc fluctuations in
the floating-gate potentials. A good description of this and the other above-
mentioned configurations is given by Beynon and Lamb [7].
By far the most popular configuration is the so-called floating-diffusion
amplifier. For pixel readout at video rates (5-20 MHz) these current state-of-the-
art electrometer designs have achieved input-referred noise levels of 30-50
electrons rms [B,9,10]. These electrometers typically use a two-stage, common-
drain configuration to sense a change in potential across a "floating'-junction diode
when signal charge is moved onto the diode. The potential across this floating
diffusion {FD) is reset to a reference level VBd through a reset transistor (QR)
prior to its receipt of signal charge. The source node of QR and FD are merged
together, (i.e., the floating diffusion is actually formed by the source node of QR),
to reduce capacitance. A two-stage, common-drain or source-follower amplifier is
connected to the floating diffusion to maintain a low-nodal capacitance. A two-
stage, common-drain configuration is chosen because it allows for optimization of
the first stage for low-input capacitance and of the second stage for drive
capability. The common-drain circuit has a very high input impedance and low
output impedance due to the current-series feedback employed. (Appendix 1 gives
justification for choosing this type of amplifier configuration over others.) Figure
2.4 shows a typical floating-diffusion-amplifier electrometer design. The change in
floating-diffusion potential of this configuration is given by
In current designs, conventional NMOS FETs with self-aligned, uniformly-doped
source and drain regions are used to construct the two-stage source-follower and
reset transistor. Typically, the source and drain
n+ implants are self-aligned to
the edges of the gates by the gate material itself, and standard LOCOS isolation
-6-
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[11] is used to mask off this implant from the field regions of the device. A cross
section of a typical NMOS FET constructed in the above-described manner is shown
in Figure 2.5.
D G S
i
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I i i i
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w^
-A U-yj
J p- type substrate
GDO
LTO
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field oxide
P+ field
threshold
ad lust
Figure 2.5: Conventional NMOS F"ETDesign
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Devices fabricated in this manner suffer from relatively high sidewall-junction
capacitance formed by the c+-field-threshold adjust and n+ source /drain
Implanted regions as well as relatively high gate-to-source/drain-overlap
capacitances due to lateral diffusion of the n+ impurities underneath the gate. It
will be shown how these relate to and decrease the input-referred sensitivity of the
electrometer, which is given by the reciprocal of the total capacitance of the
sensing node (Cpu ), and hence increase the equivalent input-referred noise in
terms of rms electrons.
The main focus of this thesis project is to use devices similar to buried-
channel LDD [12] (Lightly-Diffused Drain), NMOS FETs with self-aligned n+ source
and drain contacts in this floating-diffusion-amplifier electrometer design to
improve its input sensitivity and noise performance. It is also noted that no extra
masking steps or other process complications are required to fabricate these
devices in a buried-channel, NMOS CCD process.
3. Theory
3. 1. Electrometer's Signal-to-Noise Ratio
There are many noise components associated with a CCD. The two of primary
concern for the particular electrometer at hand are the reset or so-called kTC
noise given by
<Nm> .7^7 o,)
as discussed in section 3.5, and that due to the amplifier circuit connected to the
floating diffusion given by
<Nt> = CFDiJf ^- (3.2)
9-
where <vt> is the rms input-referred noise of the first-stage drive transistor, QDX,
as will be shown in section 3.5. It will also be shown how the size of this first-stage
drive transistor, QDX, is chosen for minimizing (he input-referred noise <Vi>
Then, for this given transistor width and length, <ij > is independent of Cpd .
Also consider that the CCD has a given signal-charge capacity of Qsat> and is
hence, also independent of CFq . Therefore, since the noise sources arise from
separate mechanisms and are hence statistically independent, the signal-to-noise
ratio for this electrometer will be defined by
e . ., _ QsATS/N = - - 3.3)
It is this expression for S/N that pro ides the motivation for reducing the
effective floating-diffusion capacitance, Cpn , for improved noise performance.
3.2. f fee rometer's Input Capacitance and Responsivity
With reference to Figure 3.1, it can be seen that the input capacitance of the
electrometer is given by
^EDt}; ~ Cj + Cs/W + Cpd/og + Cpo/ip + Cjc + ClNSF (3.4)
Cj is the floating diffusion's bottom junction capacitance and is given
approximately by
CjKAj
2{<pBi + VRD)
\-uz
(3.5)
qstNStjB
where it has been assummed that the substrate concentration is much less than
that of the diodes cathode. Aj is the bottom area of the junction, Vj^ is the reset
reference voltage and ?& is the junction's built-in potential which is given by
10
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Figure 3. 1: Basic ElectrometerLayout
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kT i NAND
nf
(3.6)
C$/w is the floating diffusion's sidewall-junction capacitance. This is modeled
as a cylindrical junction whose inner radius is given by the floating diffusion's
metallurgical-junction depth, x;-, and whose outer radius is given by the junction
depth plus the depletion width, xi + xD. Therefore, Cs/W is given by
Ct/w K T~Fs/w
2neB
ln
X + xD (3.7)
where Pt/W is the total sidewall perimeter, and the depletion width is
approximated by that for a planar-step junction, which is given by
*D Pa V2es NA ND (<PBi + Vrd) (3.8)
CfD/oc is the overlap capacitance between the output gate (OG) and the
floating diffusion, which is given in terms of the width of OG by
Cfd/og - WxCgdo (3.9)
where Cg^, is a gate-to-drain overlap capacitance in farads per meter, and is
discussed in section 3.3. C>z>/W? is the overlap capacitance between the reset gate
and the floating diffusion, which in terms of the width of $R is given by
CFD/*R ~ W*RCgdo (3.10)
Cjc is the capacitance of the interconnect between the FD and the gate of QDX,
and Cjn is the input capacitance of the source-follower circuit, which will be
shown to be given by
-12-
CiNsf = (1 - 4,x)( 7^C0XWQDlLQDl + ^zji^) + J^i^* + C^ (311)
where j4^i is the first stage's small-signal-voltage gain, which is approximately fixed
for a particular process as will be discussed in section 3.4, and Cg^ is the gate-to-
bulk overlap capacitance of QDX.
The change in voltage across the floating diffusion for this electrometer
configuration was given by (2.5). Therefore, the electrometer's voltage
responsivity, (input-referred), in terms of volts per signal electron is defined by
3.3. Buried-Channel 1DD NMOS FET
Equations (3.4) - (3.12) suggest several means through which improvements in
Rt can be made. The most straightforward of these is to reduce the physical area
of the device. This is done by reducing the size of the floating diffusion to what
minimum design rules allow, and by bringing the first-stage-drive transistor as
close as possible to this diode to reduce Cjc-
Equations (3.7) and (3.8) suggest that Cs/W can be reduced by separating the
n+
region of the floating diffusion from the p+-field region. This reduces NA to
Ns'jB in (3.8), and hence increases xB. NB can be reduced by insetting the n+
region from the edge of the
n~
buried channel, which is also separated from the
p+-field region. This results in No being reduced to a value given by <NBch>- The
resulting structure of the floating-diffusion is depicted in Figure 3.2
Further capacitance reductions are realized by decreasing the width of OG,
$R and QDX to a minimum, as seen from (3.9) - (3.11). These equations also imply
that the gate-to-diode overlap capacitance C^ should be minimized. This can be
done by reducing, or eliminating the lateral spread of the
n+ diffusion from
underneath the gate, since the resulting overhang of the gate forms a parallel-
13-
Figure 3.2: Floating Diffusion Cross Section AA
plate capacitor. Therefore, it is proposed that the
n+
regions be pulled back from
the edges of the gate and that the
n~
buried channel extend out from under the
gate to this region as shown in Figure 3.3. The resulting device structure is similar
to that of a buried-channel (BCH) LDD NMOSFET.
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3.3. 1. Device Description and Fabrication
These buried-channel LDD NMOS FETs are fabricated within the same process
used to make an n-channel, two-phase, BCCD. To start, the active area of the
device is formed in <100>-oriented, 6-8 f!-cm, p-type substrates by a conventional
LOCOS isolation technology. This is done by depositing and patterning a layer of
silicon nitride over a thin, 600 A layer of pad oxide. This layer of SigN4 is used to
mask off the active area from the following field-threshold adjust boron ion
implant, and to prohibit the growth of a thin 3000 A initial-field oxide in those
regions. A cross section of the device at these various stages of processing is
shown in Figure 3.4.
After the remaining Si3N4 is removed, photoresist is deposited and patterned
to define the buried-channel regions on the wafer. (Note that the field oxide also
masks off this implant from the nonactive regions of the device, and that the
photoresist only serves to mask off certain active regions of the device where
desirable.) For these devices an n-type arsenic implant is used to provide a shallow
buried-channel for high CCD-charge capacity and the more lightly doped regions of
the LDD MOSFET's source and drains, which is typically done after the gates have
been deposited and patterned.
The next steps are to etch off the pad oxide and grow a thin, 500 A thermal-
gate oxide, and deposit and dope n-type, a 3000 A layer of polycrystalline silicon
that will be used to form the gates of these transistors as well as the first-phase
CCD electrodes. This layer of polysilicon is then patterned and a second 500 A gate
oxide is grown before the second layer of polysilicon is deposited and patterned.
Since the first layer of polycrystalline silicon oxidizes at a faster rate than the
single-crystal-silicon substrate over which the second-gate oxides are grown, an
insulating layer of about 800 A is formed between these first and second levels of
polysilicon. The resulting thickness of the first polysilicon level is about 2700 A .
16-
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Figure 3.4: LOCOS Isolation Sequence for BCH LDD NMOS FET
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The second layer of polysilicon is used to form the second-phase CCD electrodes.
Also, threshold-adjust implants can be made under part of the first and second
phases to form the transfer, or barrier regions of the CCD.
Now, instead of implanting the highly doped n+ regions of the MOSFET's source
and drain as is usually done, about 5000 A of low-temperature oxide (LTO) is
deposited to provide electrical isolation between the previously mentioned
polysilicon layers and an overlaying, 8000 A thick layer of aluminum that serves as
electrical interconnect. The resulting field oxide + LTO insulating layer between
the metal layer and the silicon substrate is about 7600 A thick. Before this
aluminum layer is deposited however, contact holes are etched in the LTO to
provide electrical connection between this aluminum layer and the underlying
polysilicon gates and source/drain regions. It is then through these contact cuts
that the n+ source and drain regions are implanted, resulting in self-aligned
n+
source/drain contacts. These steps are outlined in Figure 3.5.
Since the layer thickness and doping concentrations were chosen for
optimization of the BCCD, no attempt is made to change them to alter the
MOSFET's characteristics. Therefore, no discussion of how these profiles or
thicknesses were obtained will be given, and only the final results will be presented.
These results are used "as is" in conjunction with layout information to estimate
the transistor's characteristics, and for optimization of the electrometer based on
these values. A table listing the final doping and layer-thickness information after
processing is given in Table 3. 1 ,
-IB
Table 3. 1: Final Process Parameters for BCH LDD NMOSFET
Parameter Value Comments
Nsub 2.00(1018) cm"3
<NBCH> 1.29(1017) cm"3 Avg. Value
NcHSTMAX 4.00(10l6)cm-3 Peak Value
Gate tgx 0.050 /xm Under Poly 1
Field tox 0.30 /xm Under Poly 1
Field + LTOt 0.76 /um Under Metal
LTO tox 0.50 /xm
BCH Xj 0.20 /xm
FET BCH xi 0.12 /ma
S/D Xj 0.21 /xm
tpoly 0.27 /xm Poly 1
tju O.BO/xm
-19
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Figure 3.5: Device Fabrication Sequence Following LOCOS Isolation
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3.3.2. LDD Capacitance Calculations
The small-signal, gate-to-source capacitance for a surface-channel MOSFET
operating in saturation is given by [13]
r' ^ox
C'e " 3 tox 3 " (3.13)
Since t^ = 0.050 /xm, C^ = 0.4604 fF//xm2 for a surface-channel device. However,
since these LDD FETs are buried-channel devices, (3.13) is modified by the average
semiconductor capacitance (0$) given by [14] resulting in
Cgs ~ c, C (3.14)
where
C = 1 + J ]C0x C$
-1 '
, Xi
sox 41n(2)es (3.15)
Figure 3.6 shows the doping profile underneath the gate region of the
threshold-adjusted, LDD buried-channel transistors; it also shows that Xj = 0.12
/xm. Therefore, C'gs = 0.3580 fF//xmE for these BCH LDD MOSFETs.
Since the gate does not overhang onto the drain region for this LDD-like
structure, the gate-to-drain overlap capacitance is primarily due to fringing fields
in the insulating oxide and depletion regions given by [15]
'/ring*
ca
2eD
n
In 1 +
t.poly 2es
TT
In 1 + (z;/r0I)sin
Trea
2e (3.16)
where Xj is the buried-channel junction depth. Therefore, from this equation and
the information given in Table 3.1, Cgdo = 0.1135 fF//xm, and Cg = 0.04081 fF//xm.
To compute the floating-diffusion's junction capacitance requires that a value
for the reset voltage {VRD) be known. To determine this value requires a knowledge
21
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Figure 3.6: BCH LDD NMOSFET Channel-Doping Profile
of the BCCD channel potentials, (or threshold voltages), and operating voltages, the
determination of the reset feedthrough voltage, the charge capacity of the BCCD,
and an approximate value expected for the floating-diffusion's effective
capacitance as well as the threshold voltage of QDV and the value of VDD.
Therefore, the value of Vrd will be assumed to be 6 V since most of the above
calculations are very tedious, lengthy, beyond the scope of this work, and add
little, (if any), insight to the problem at hand. Therefore, using the information
from (3.6) with ND = <NBCH> and NA - NS'jb from Table 3.1. <pm - 0.720 V. for the
structure as shown in Figures 3.2 and 3.3. Hence, by (3.5), the bottom capacitance
per unit area of the FD is Cj = 0.0499 fF//xme, and by (3.7) and (3.8). the sidewall
capacitance per unit length is C,'/u- = 0.0672 fF//xm. (The single-sided, planar step
junction approximation can be validated by checking the value obtained from the
-22
Lawrence-Warner curves available inmany sources, e.g., see [16].)
The interconnect capacitance, CIC, is given by either [17]
Cici - tox[ 1.15(W/t) + 2.30{t/tox)DZ2Z] (3.17)
in farads per unit length for a long conductor of width W and thickness t over a
ground plane, or by [17]
Cicp = eo.Jl.lfMp/to. + lA0(t/tox)0ZZZFP + 4.l2(t/tox)072Btox ] (3.18)
in farads for a plate over a ground plane with an area Ap and perimeter Pp.
The gate-to-bulk overlap capacitance per unit area is approximated by a
parallel-plate capacitor with a dielectric thickness equal to that of the field oxide
given in Table 3. 1 in parallel with a capacitor formed by two conducting plates at
an angle of <p as shown in Figure 3.7, (Figure 3.7 is a simplified model based on the
field-oxide bird's-beak profile shown in Figure 3.11.) Equation (3.18) is used to
calculate the parallel-plate portion of the capacitance, and the other component is
calculated by, (see Appendix 2),
C- = ln 1 +
*ap (3.19)
in farads per unit length of overlap parallel to the field-oxide edge. Using <p = 0.403
radians, d = 0.80 /xm, and dgp = 0.325 /xm as shown in Figure 3.6, C'9 = 0.1064
fF//xm, or C = 0.2128 fF for a 2.0 /xm long FET. From (3.1B) CKp = 0.3854 fF. for W
= 2.0 /xm, L = 0.7 /xm and tox = 0.30 /xm as shown in Figure 3.7. Therefore, Cgbo =
1.196 fF for a 2.0 /xm long FET.
3.3.3. LDD Series Source/Drain Resistance
QD\ is shown in cross section in Figure 3.8; also shown are the parasitic series
resistances formed by the relatively low concentration of the buried channel
-23-
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Figure 3.7: Simplified Field/Gate-Overlap Profile
compared to that of the n+ source/drain regions. Figure 3.9 shows a SUPREM II
simulation of the buried-channel doping profile in these regions.
The value of these series source/drain resistances is most conveniently
calculated by first determining a value for the sheet resistance {pBcn) of the
buried-channel layer. By using the values for the surface concentration Ns =
3.64(1017) cm-3, substrate concentration Ng'jB = 2.0(1015) cm-3, and junction
depth xc = 0.20 /xm from Figure 3.9, the sheet resistance can be determined from
the Irvin's curves available in many sources. From [18], a sheet-resistance,
junction-depth product of 900 Q/xm is obtained by assuming a Gaussian profile.
Since z,- = 0.20 /xm, this corresponds to a value of pBCn = 4.5 kQ/square. This is in
good agreement with the value of pBCH - 4.72 kQ/square that the SUPREM II
simulation gives directly, hence verifying the assumption of a Gaussian impurity
24-
CGDO 9G CGSQ
^777777^
p-type substrate
LTO
LOCOS
Figure 3.8: QDj Cross Section
CONCENTRATION (1/Cn**3)
10" 1017
1 1 ' i i i i 1 1 1
Figure 3.9: Buried-Channel Doping Profile in Source/Drain Regions
25-
profile.
The value of these resistances, (neglecting contact resitance), can then be
shown to be calculated by, (see Appendix 3)
Rs a PBCH
Lcg
-\n{WG/Wc) (3.20)Wq Wc
where Lcc is the separation between the edge of the contact and the edge of the
gate, Wc is the width of the gate, and Wc is the width of the contact parallel to the
edge of the gate. Therefore, R$ and Rp is minimized by placing the n+
source/drain contacts as close as possible to the edge of the gate as design rules
allow. It can also be seen from (3.20) that R$ or RB decrease as the widths
increase.
Also, an average buried-channel doping concentration can be calculated from
the BCH profile shown in Figure 3.9 by integration of NBCh{x) over x from 0 to ar;-
and then dividing by x;- . That is,
<NBCn> = fNBCH{z) dx
"i o
Therefore, if a Gaussian profile is assumed of the form
NBCh(x) = NBCh(x = 0) exp(- ^-)
where 4Dt is given by
Therefore, (3.21) becomes
4Dt =
xz
ln
NBCh{x = 0)
Nsub
(3.21)
(3.22)
(3.23)
26
<NBCfl> = NBCH{x = 0) \fnDt /z;- (3.24)
From Figure 3.9, NBCH(x = 0) = 3.64(1017) cm"3, and from (3.23), 4Dt = 7.686(l0-n)
cm2, therefore <NBCH> = 1.414(1017) cm"3 (Numerical integration of the BCH
profile gives <NBCii> = 1.288(l017) cm-3 which is in good agreement with the above
analytical calculation.)
3.3.4. Comparison to Conventional NMOS FTCT
Note that (3.16) does not contain a term due to lateral impurity diffusion of
the drain region under the edge of the gate as shown in Figure 2.4. This is because
the n+ drain implant is not aligned to the edge of the gate for the LDD-type
structure, and hence the drain region is completely depleted for this device when
operated in saturation. However, for a conventional MOSFET where the drain is
self-aligned to the edge of the gate there is an added term due to the lateral
diffusion of the drain under the gate, and hence CgdD is given by [15]
Cgio = Cirtng, + j*-(xw + 0.6328^) (3.25)
ox
where C/rviffe is given by (3.16). If it is estimated that xw x;- = 0.21 /xm for the n +
source and drain implant for this process, then Cgia - 0.2826 fF//xm for the
"conventional" MOSFET. This is about a factor of 2.5 times higher than that of the
BCH LDD MOSFET-like structure as previously determined in section 3.3.2.
The value of Cs/W for the conventional NMOS FET would be 0.140 fF//xm as
given by (3.7), (3.8) and a value of NA = NqhsTj^ obtained from Table 3.1. This is
approximately a factor of 2 times higher than that of the LDD-type structure.
Nchst was chosen since the arsenic-source /drain implant is very close to the
surface, and hence the depletion-spreading would tend to be primarily into the
more heavily doped channel-stop region near the surface. (At any rate, this will
result in a
"worst-case"
capacitance calculation. The fact that NA NB was also
-27-
used for this calculation.) One-dimensional doping profiles for the source/drain
and field implants are shown in Figures 3.10a and 3.10b respectively, and a two-
dimensional profile of the source /drain-to-field sidewall junction is shown in Figure
3.11, which help to illustrate these statements.
The values of Cj, and C'gbo would be the same for both the conventional and LDD
NMOS FETs. CFD/0G and CfD/^p would differ due only to the difference in Cgdo
between the two structures. It can also be seen that all of the other factors that
make up Cpp are equal for both the conventional and LDD-device structures. A
comparison between the capacitive components for a conventional surface-channel
NMOS FET device, and a buried-channel LDD NMOS FET is summarized in Table 3.2.
Table 3.2: Comparison between Conventional and LDD NMOSFET Capacitances
Component
Symbol
Component Value
Component
Units
%
Difference
Conventional LDD
C'i 0.0499 0.0499 fF//xm2 0.0
Cs/w 0.140 0.0672 fF//xm -52
Cgs 0.460 0.358
fF//xm2
-22
Cgdo 0.282 0.114 fF//xm -60
Cgso 0.208 0.0408 fF//xm -80
Cgo 1.20 1.20 fF 0.0
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3.4. Source-Follower Circuit Analysis
As previously discussed, a two-stage source-follower configuration was chosen
for its high input impedance and low output impedance. The major concern over
using LDD FETs in this circuit, is the relatively high source and drain resistances of
these devices due to the light, buried-channel doping concentration. It will be
shown in this section and the next however, that this does not significantly reduce
the performance of the circuit in terms of its speed, total rms output noise, or
small-signal voltage gain.
3.4.1. AC Small-Signal Model
A schematic of the two-stage source-follower circuit used in the electrometer
design is shown in Figure 3.12, and a small-signal model of the first stage is shown
in Figure 3.13. Transistors QDX and QLX form the first-stage drive, and active-load
transistors respectively. QD% is the drive transistor for the second stage, where
the load for this stage is off-chip to reduce power consumption and hence heating
of the chip. (Dark current increases with temperature as does then, dark-current
noise. Therefore, it is desirable to reduce heating of the chip where possible.) All
of these transistors are biased so that they are in the saturated regions of
operation. All capacitive elements have been neglected in the small-signal model
except for that of the load. This is because the model would become too
cumbersome for hand analysis, and result in equations so complicated that they
would offer little, if any, insight of the circuit's operation. Computer-simulation
programs such as SPICE can be used to include all components, and it is from
these simulations that we assume a dominant pole due to CL.
From Figure 3.13, it is seen that
h = iZ- gmbVbs = -9mvgs " Smt^te (3.26)
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and that
iA{RDi + rdsl + t^z + Rsi + Rdz + Rsi) ~ H^i = 0
Substitution of (3.26) into (3.27) gives
i4{RZ + /?i) + SmV&l + gmbVbsTdsl = 0
Where: Rz = RDZ + RS2 + TdsZ and Rx = RDl + RSl + Tdtl. But,
^bs = U(Rz + Rsi)
vos = Ufa +*
Therefore, (3.29) into (3.28) gives
i4(Rz + 7?0 + gmr^^in + (g-m + gw>5^ ji;6s = 0
U(RZ + Ri+ rA1(ym + g^iRz + #Sl)) = -^m^dslUin
Also, i4 = ~v0/ Rz, and hence, (3.30) becomes
f0 1 + ^L+7-(fcl(g,m + 0mb) 1 +
^51
*2
- gmrdslvin
The small-signal voltage gain is then given by
va gm^dsl
v* l+Ri/RZ + Tdsl(gm+gmi>)(l+RSl/Rz)
(3.27)
(3.28)
(3.29a)
(3.29b)
(3.30)
(3.31)
(3.32)
At this point, some approximations can be made. The first of these is that r^z
>> Tds\- This is because the length of QLX can be made much longer than that of
QDi, (as will be shown), thereby reducing channel-length modulation. (The
motivation here is to increase A*.) Second, if Wx w Wz and Lqci w Lcgz, then by
(3.20) Rs\ = Rd\ w Rdz - Rsz It is also reasonable to assume that r* RD or Rs.
(This can be checked later by direct comparison of the values that will be obtained
for these components.) Therefore, Rz Rl% and hence (3.32) becomes
33-
*- '
1 +
9mb j_ggi (3.33)
This is the same result that is obtained by letting RSl = RDl = RSz = Rm = 0, which
shows that the Rs and RB of these devices do not degrade the circuit's small-signal
voltage gain.
Also, since gmb g^, (as can be checked later), (3.33) reduces even further
to
jt-
!
1 +
9mb (3.34)
gm
Since the drain-to-source current (Ids) for a MOSFET is often approximated by the
well known equation
Ids = ^*(vgs ~ Vrf(l + \VDS) (3.35)
and
dVcs
and
9m - !tt- 0-36)
_
0//g
_
dips &Vt . .
9mb - evBS dvT dvBS (3'37)
Then by (3.35), (3.36) and (3.37)
and
1m = ~-k(Vas - VT)(1 + XVVS) (3.38)
9mb = - f-A^ - VT)(1 + XVfe) ^- (3.39)
Therefore,
34
d VT
9mb/gm -
8Vbs
= x
The threshold voltage (VT) for a buried-channel device is given by [19]
(3.40)
Vt = VFB + <pm - 1 +
2Cdep
y/2e,qNA
1 +
Cdep
(<Pm + vSBy*
(3.41)
where Vps is thp flat-band voltage, C'oep - ta/Xj , and it has been assumed that NB
NA. Therefore, since VT is independent of any layout, or other circuit
parameters, (i.e., it is fixed for a given set of process parameters), (3.34) becomes
1C3
1+X (3.42)
and hence, is approximately constant for a given process. And from (3.40) and
(3,41),
V2eg qNA
X = 2CL
1 +
"DEP
Wm + vSByz (3.43)
To find the output resistance of the circuit, v^ is set to zero, (Where it has
been assumed that the source impedance (r^) is small), and by applying a source
v and calculating i0 as shown m Figure 3.14. Therefore, from (3.29b) and (3.26)
is = ~(gm + 9mb)Vgs (3.44)
From Figure 3.14
v0 = (t ~ U)Rz (3.45)
and
iA(Rz + Ri) =i3TdSi +ioRz
Therefore, (3.44) into (3.46) gives
U = (ivRz- rd,iVgS(gm + gmb))/ (Rz + RX)
But, vga =-v0 + iARS\. Therefore, from (3.45)
-35-
(3.46)
(3.47)
and
Figure 3. 14: Small-Signal Model for Determination of I^t
Vg, = -Vo + Rsi(% -Vo/Rz) (348)
v0
% - ~i~= (\Rz -rdsXVgS(gm +gmb))/(Rz + Rx)
Rz
(3.49)
(3.48) into (3.49) gives
h> ~
vB
Rz
= % y~Vr rT+R~i (gm
+ 9mb)(~v + *5l(i " rJ^ (350)
After some algebraic manipulation, (3.50) results in
Ri + rdslRSl(gm +gmb)
R =^/tauttotrf i, 1 + /?!/i?2 +r(fcl(^m + gmb)(l + Rsi/Rz)
Then, by direct substitution of (3.32) into (3.51), (3.51) becomes
Rl/Ttei + RSi(gm + gmb)
(3.51)
Rout = Av
9*
(3.52)
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Then, by assuming that r^ RDl or RSx as before, and that gm g^, Rout as
given by (3.52) can be approximated by
?out *4
9
1
+Rs: (3.53)
Again, this is the same result that is obtained by setting Rsz, Rd\ and Rdz equal to
zero. Hence, it has also been shown that the output impedance, for the most part,
is unaffected by Rs and RD since RSx is typically smaller than l/gm.
3.4.2. Input Impedance
In the previous section, it wets shown that RBx or Rsx do not significantly affect
the source-follower's voltage gain. Intuitively, this might be expected since IBs is
approximately constant, and hence VBj}i and Vpsi are also approximately constant.
Therefore, the intrinsic-drain node (Dl) of the drive transistor becomes AC
ground, and Rsx merely provides a small DC offset between the intrinsic- and
extrinsic-source nodes, labeled
Si'
and 51 respectively in Figure 3.13. Therefore,
the voltage gain A^ = v^. -/v^ \ for the model shown in Figure 3.15. From the
definition of capacitance
** = ^ ^r (3 54)
Taking the Laplace transform of (3.54) gives
4. = Q*sKn (355)
Therefore, rearranging (3.55) gives the input capacitance as
Itin
On = ^" (3.56)
From Figure 3.15,
4, = sCgb V* + sCgd V* + SCg, ( V* - VgJ (3.57)
However, since V0 =AvViniandV0 VSl-, (3.57) becomes
-37-
Figure 3. 15: Approximate Source-Follower Model
4,"W + Cg, + (1 -AV)CgS)
Therefore, from (3.56)
Q* (1 ~AV)CgS + Cgd + Cgb
(3.58)
(3.59)
3.4.3. DC Bias Conditions
The saturation region for an NMOSFET is given by the well-known expression
Vcd < VT (3.60)
By imposing this condition on the drive transistor QDX while neglecting channel-
length modulation, the upper bound for VIN is given by
Vin <(Vdd~ IdsRdx + VTl) (3.61)
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The lower bound is determined by the same condition of saturation imposed
on the load transistor QLX resulting in
V0 > (Vcl + IdsRdz- VTz)
Since, V^ = V^. + V0 + IDSRSx, Rsz w Rdz, and
w
Ids = 57^(Va, - IdsRsz - VTz)2
(3.62)
2U
Zl
2LX K^gs Vti?
(3.63a)
(3.63b)
(3.62) becomes
%> V 2/,ds L\ L-zWx Wz + IdsRsi + vti (3.64)
The bias current IBs is obtained explicitly by expanding (3.63a) which gives
I3s ~ Ids 2(Vbt
- VTJ)_ + 2LZ
R.52 RhKWz
+
%Ja";
= 0 (3.65)
whichwhen solved for IBs gives
Fffi Ff2 ' ^ (1 - Vl + 2(*fe - VTZ)RSZKWZ/LZ ) (3.66)#5B RizK'Wz
3.5. FUectrometer Noise Calculations
3.5. 1. BCH versus SCH 1/f Noise
Surface-channel MOS FETs exhibit a relatively high level of 1/f noise which is
caused by carrier interaction with trapping states at the Si-Si02 interface. The
spectral density of 1/f noise is of the form [20]
<ip>
= KfTT or
<vj?> Af
(3.67)df "J fa
-
df WLC\xfa
Buried-channel FETs are therefore used in this design as they have been shown to
-39
greatly reduce this component [4,21,22]. This is because the carriers are repelled
from the Si-Si02 interface by the transverse electric field in the channel, and are
therefore less likely to interact with these interface states.
In a buried-channel mode, burst or so-called popcorn noise is seen to exist. It
has been suggested by D. G. Carrigan [23] and others that this is probably due to
carrier interaction with bulk-trapping states. The spectral density of this type of
noise has the form of [20]
~dT
= Kb
i + (///6)2
(368)
3.5.2. Source-FollowerNoise andApproximations
Figure 3.16 shows the small-signal-noise model for the first-stage source-
follower including the effects of the series source and drain resistances, and
neglecting capacitive effects. Where <i> consists of flicker and burst noise terms
as given by (3.67) and (3.68) respectively, as well as a thermal noise term given by
[20]
^^=4*7-f-(ffm+ffm6) (3.69)
The analysis proceeds by determining the mean-square output voltage from
each individual noise source, and then adding them up in an rms sense to obtain a
total rms output-noise voltage.
<v0zx > due to RBx
From Figure 3.16, it can be seen that
<oi> = i(fa#2 (3.70)
where Rz is as discussed in section 3.4.1. It is also seen from Figure 3.16 that
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Figure 3. 16: Source-Follower-Noise Model
ids = (gmb + 3mKs + Vdy0*l
and that
*V.' = V
-^Rdi- <VRDX>
Therefore, by substitution of (3.72) into (3.71), (3.71) becomes
ifc(l + g*nRDi) = (9m + gmb + 0<toiH jj7*i<wj?jPi>
(3.71)
(3.72)
(3.73)
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But, vgs = -<voX> -itiaRsi- Therefore (3.73) becomes
(gm +gmb + p*i)(-<oi>) - g<tsi<VRDl>
i + gtsiRDi + (gm + gmb + gdsi)#si
(3.74)
and hence, (3.70) becomes
<^ol> =
R*3+i<vbbx>
(3?5)
i + 9tuiRj>i + (gm + gmb + g<tsi)(Rz + Rsi)
Now, if it is assumed that (gm + gmb) y^j, Rz Rsi or RDx, and (gm + gmb)Rz
1 (or gasiRDi)- then (3.75) becomes
<v0l> (3.76)
gm + gmb
which is an overestimate of <^0i>, and where g^ = 1/r^ = \IBs-
<v0%> due toi?5j
From Figure 3.16
VV =V "^Rm (3- 77)
and
Vj = -<^oe> -**si + <v*51> (378)
Therefore, by substitution of (3.77) and (3.78) into (3.71),
_
(gm + 9mb + g*Sl)(-<Vo2> + <**gl>) , .
^ " 1 + 0*1*01 + (gm + gm6 + 0*l)#5l
But it is also seen from Figure 3.16 that <voZ> = Rz%u Therefore,
(gm +9mb +g(fel)(-<"o2> + <VRSX>)
'** " "* 1 + g*l*i?l + (gm + gmb + g*l)/?5l>-* i Wfa <. -
~
'" (380)
Therefore, solving (3.80) explicitly for <vqZ> gives
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(9m +gmb +g<fel)<'"i?gl>
<VoZ> = Rz i + g+iXDi + ls^+g^+g+MXt + Xsi) l }
By making the same assumptions as before, (3.81) reduces to
<voZ> * <vrs1> (3.82)
which as before, is an overestimate.
<vo3> due to RDz
Again, from Figure 3. 16
<^o3> = *ds*2 + <"sn> (3.83)
By substitution of vgs = -<voS> - idsRsi and (3.77) into (3.71),
.
_
(9m + gmb + g*l)(-<*o3>)
(
.
1 + P*1*D1 + (9m + gmb + g<fcl)*Sl
Therefore, substitution of (3.84) into (3.B3) gives
(1 + g<fcl*/3l + (gm + gmb + gd,l)Rsi)<VRm>
<V"3> ~
1 + gfcl*2Pl + (gm + gmb + g<fcl)(*2 + Rsi)
Or approximately,
s . M
(1 + (9m + gmb)RSl)<VRDs>
<VS> "
(gm+gmb)*2
(' B6)
<v0\ > due to RSz
Since <vB > and <^j?B> are in series, (3.86) suggests that
^
(l+(gm+gmbV?5l)<^5E>
<vo4> ; 75 (3.87)
<v0% > due to <iz >
Similarily, since <vDZ> - TtbZ<iDz>> and <vdz> is in series with <vBffe> and <vpsz>,
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<Vo5>
(i + (9m+ g^Rs^TdsZ
(gm+gmb)Rz K '
<v0% > due to <i$x >
From Figure 3.16,
*fc = (gm + gmbVss + <T-D1> + gist's (3.89)
But, since vdg. = vgs -x^Rdi axidvgs = -<voQ> -idSRSx, (3.89) becomes
_
(9m + gmb + g<fcl)(-<fo6>) + <ipi>
i + gnsiRDi + (gm + gmb + g^O-ffsi (3.90)
Therefore, by substitution of (3.90) into (3.70)
_
/?g<t0j>
<Vo6> "
i + g*iRDi + (gm +gmb+ gx){Rz + Rsi) (3'91)
and as before,
<i;o6> iii (3.92)
gm + gmb
To make a direct signal-to-noise comparison, it is most convenient to refer all
noise components to the input of the circuit. This is done through use of (3.34),
which is rewritten here for convenience as
4, * ?= (3.93)
9m + gmb
'
Also, since each of the noise sources are statistically independent of one
another, the total mean-square input-referred noise voltage is just the sum of the
individual mean-square noise voltages divided by Az, i.e.,
<v?> = jrZ.<vo\> (3.94)
Therefore, from (3.76), (3.82), (3.86), (3.87), (3.88), (3.92). (3.93), (3.94). and
by assuming <vrS2> = <V/?0g>. the total mean-square input-referred noise voltage
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of the source-follower is approximated by
<ix> gi\<^> * -r?-+ <<> 7^+ <**51><i + x)*
Um 9m
(1 +(gm+gmb)*5l)8
+ "
zT
(g<"A,> + <i&>ri8) (3.95)
fl#;2
where [20]
re5Z'
= IkTRsz (396)
etc., and* = gmb/ 9m as given by (3.43) for QDX.
Further simplification can be made as follows: Since RDx K Rsi and gjii/gm
(1 + x)2< tne second term in (3.95) can be neglected. Also, since 2<vDs>
Ta%z<i2>, (as can be verified later by direct substitution of the appropriate
parameters), and Rz rdsZ, (3.95) can be further reduced to
<v?> w ^^-+ <v$si>{1 + X)Z + (Vgm + (1 + *V?5i)2<^2> (3.97)
gm
3.5.3. kTC Noise
For the reset circuit shown in Figure 3.17, and with a $R channel resistance of
Rreset- the mean-square, reset-noise voltage on the capacitor with the reset switch
on is given by
<Vkfc> = 4kTRRsET&f (3.98)
Where A/ is the noise bandwidth for a single-pole network with a white-noise
spectral density. The total mean-square noise voltage for this type of network is
given by
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Figure 3.17: Reset Circuit
Therefore A/ can be defined as
FD
>FF
A/ = S-/e2
where /c is the -3dB bandwidth of the reset circuit given by,
/c = 2nRresetCpd,us
Therefore, by substitution of (3.100) and (3.101), (3.98) becomes
<v$rc> =
kT
Cm'ff
But from the definition of capacitance,
(3.100)
(3.101)
(3.102)
-46
q <Nkrc>
<vkTc> =
r (3.103)
Hence. (3.102) can be rewritten in terms of noise electrons as
<Nhc> JIE^IL. (3.104)
This sampled noise is then held on the capacitor when the $R switch is shut off.
A more general derivation is performed through application of the
equipartition theorem of thermodynamics, which states that in equilibrium, there
is an average 1/2 kT of energy associated with each degree of freedom of the
system. Therefore, since this system has only one degree of freedom, (the voltage
on the capacitor), and from basic electrostatics the energy stored on a capacitor is
given by 1/2CV2, it follows that:
JY~= YC^.ff<v^> (3.105)
This is the same result obtained above in (3.102).
3.6. Benchmark Electrometer Design
In this section, a benchmark electrometer design is described which meets
requirements to operate the device described by [l] at a rate of 10 frames per
second with 1.4 million pixels per frame.
3.6. 1. Layout for Performance andMinimum Area
Several means to improve Rt by device design and layout were discussed in
section 3.3. j\nother way in which Ra can be improved is discussed here. The
polysilicon tab shown in Figure 2.5 to make gate contact to the FET adds
considerably to the interconnect capacitance. This is because the insulating oxide
layer underneath it is relatively thin, (as compared to that under metal), and takes
up a fair amount of area as determined
from design rules. The capacitance of this
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tab can be greatly reduced by making contact to the gate over active area as
shown in Figure 3.1. The capacitance of this tab now becomes part of Cgs as given
approximately by (3.13), and is multiplied by the factor (1 -4,) as described in
section 3.4.2 and shown by (3.59). Hence, the capacitance is reduced as follows:
The capacitance of the poly tab over field oxide is given by
* *m4 P'OSa)"ox
and over gate oxide by
c^"l-^rt^-^ <316b>
Therefore, the reduction of capacitance is given by
Ctab 3 GATEt0X i
CTAB
~
2 FIELD t (1 -4) (3.107)
From the information given in Table 3.2 and equation (3.43), x ~ 0.1312 at
(<PBi + vsb) = 6-5 V. Therefore, from (3.42). Au * 0.884. Hence, by (3.107) and
Table 3.2, the gate contact tab capacitance is reduced by about a factor of 2.
Since the channel length under this tab is, in general, not equal to that under
the rest of the gate, its effect on the FETs IV characteristics needs to be
considered. An effective width-to-length ratio is therefore determined by
considering two transistors in parallel; one with a width-to-length ratio given by
that of the gate-contact tab.
Consider the device in Figure 3.18 as consisting of two transistors in parallel
with width-to-length ratios given by WTAB/LTAB and Wx/ Z* as shown. Since the
devices are in parallel with their gates, drains and sources at the same potential,
Ids-y
Vtab "x *{V<s - VtY (3.108)Ltab I*
where it has been assumed that
K"
and VT are equal for both devices. Therefore, an
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Figure 3. 18: FETWith Gate Contact overActive-Channel Region
effective W/ L for this device is given by
W
ff
Wtab . "x
I'Tab (3.109)
From minimum design rules, Wtab/ Ltab - 5/J./6/J. with 1.0 /zm of gate-to-field
overlap.
Also, in Figure 3.18 note the orientation of the gate-contact tab. It is
positioned so that the total length that multiplies Cgdo is minimized and that the
greater length is on the source side of the gate which multiplies the smaller, CgS0.
This is done to minimize CJNsr
The fined layout of this benchmark electrometer is shown in Figure 3.19. This
figure will be used as a reference for further discussion of its design
The actual floating diffusion was drawn based on minimum design rules. The
contact (and n+ region) is 1.6 /im x 1.6 /xm, and is overlaped with metal by 2 fim on
each side. Since this metal interconnect and the floating diffusion are at the same
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Figure 3.19: Final Electrometer Layout
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potential, there is effectively no capacitance introduced where they overlap. For
this reason, the contact hole is inset from the buried channel by 2 fu.m as shown.
The buried channel is inset from the field by 3.0 /zm as determined by the depletion
width from (3.8), (xD = 2.0 /zm with NA = Ns<jb Nd and <pm + V^ = 0.72 + 6.0 =
6.72 V.), plus the width of the bird's beak of the field oxide as shown by Figure 3.1 1,
(WBB ra 0.3 im), plus lateral diffusion of the buried-channel implant, (ra 0.21 /um
from Table 3.1), plus an alignment tolerance of 0.5 /zm. The edges of the reset
and output gate are moved in as close to the FD contact as design rules will allow,
(2.0 /U.m.) This minimizes Cpd and the parasitic series resistances of $/? and OG.
The first-stage source-follower is placed as close as possible to the floating diffusion
to reduce the interconnect capacitance (Cjc). This distance is limited by the space
between the poly 1 output gate and the poly 1 gate of QDX resulting in a 4.0 /xm
channel stop separating this transistor and the floating diffusion as shown.
3.6.2. Speed
Of primary importance is the speed or bandwidth of the amplifiers. If the
circuit is too slow, it is of little consequence if it is noisy or not since it simply
won't work. Therefore, this is considered first.
To operate at the data rate previously discussed, a -3 dB bandwidth (fc) of 45
MHz is required and determined as follows. For a frame rate of 10 frames per
second with 1.4 million pixels per frame, the resulting data rate is 14 MHz. This
then, is the clock frequency of the horizontal register since only one is used.
Figure 3.20 shows the typical timing for operation at this rate. Letting the reset
and sample intervals be equal as shown in Figure 3.20 results in T/2 = 35.71 ns. A
20 ns sampling aquisition time then leaves 35.71
- 20.00 = 15.71 ns. for the rise and
fall time of the amplifier, or tr = tf w 7.8 ns. Therefore, since
' = 2TRC <3-110>
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Figure 3.20: Timing Diagram For 14 MHz DataRate
and
tt = ln(9)i?C
for a single-pole network, then
/c =_ ln(9)2ntt
(3.111)
(3.112)
Therefore, from (3.112), fc = 45 MHz as previously mentioned.
The load capacitance present at the output of the second stage is made up of
the off-chip current source, (a Siliconix J511 with a nominal value of IF = 4.7 mA
and C = 4 pF. at VF = 5 V.), an emitter follower using a 2N3904 NPN BJT transistor
with C^ = 4 pF. max at Vcs - 5 V., and stray packaging and interconnect
components estimated to be about 2 pF. Therefore, the total load capacitance of
the second stage is Clz k 10 pF (An off-chip current load is used to reduce on-chip
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power dissipation, and hence excess heating of the device. Heating of the device
causes an increase in dark current, and hence increases noise and limits the
dynamic range of the device.) By assuming that a dominant pole is introduced by
the second stage, its output impedance can be determined from (3.110) to be
*-" *
2^r
353? n (3n3)
Therefore, from (3.53)
*5i + 1/gm = Routz/AvZ = 400 [1 (3.114a)
or
\-=(400-Rsi? (3.114b)
gm
Where gm and R$x are those of the second-stage, drive transistor. QDZ. Then, by
substituting (3.38) and (3.20) into (3.114b) gives
L ra 160,000 - BQOpbch %~ + PJ*c*Zgs (3.115)
where it has been assumed that in (3.38), Mfe 1.0 and that in (3.20), WG ra Wc.
Using a minimum geometry FET of L = 2 fira, (It will be shown that this choice
gives better noise performance over a longer transistor.), a minimum contact-to-
gate-edge spacing of Lqc - 3 im, pBCH = 4.72 kQ/square, (as determined in section
3.3.3), IBs - 4'7 rnA' an^i
A^
= 25 //A/V2 as measured from test transistors, results
in a solution to (3. 115) of W = 113 /mi. However, Wc ra wG - 8 /zm since the contact
and field edges are separated by 4.0 /xm. Therefore W/ L of the second-stage-drive
transistor is set slightly wider at WDz/ LDZ = 125/z/2/z. Then, from (3.20) RSx = 117
fl for QDZ, and from (3.38) gm 3.83 mS. which results in jJ?inrf2 ra 334.1 f) from
(3.53) with AvZ = 0.8B4. Hence, fcZ = 47.64 MHz at CLZ = 10 pF.
The output impedance of the first stage is determined by modeling each stage
as having a single pole as determined by its load capacitance and small-signal
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output resistance, with transfer functions given by
\Hx(j2nf)\z =
l + (///ci) (3.116a)
\Hz(j2nf)\* = (3.116b)l + (///c2)2
where fcX = 1/ (2nR0VtxCLx) and fcZ - 1/ (2nR0UizCLz) are the -3 dB bandwidths of
the first and second stages, respectively. Then, the overall transfer function of the
two stages cascaded is given by
AvXAvZ\H(j2irf) 12 ^ (l + (///cl)2)(l + (///c2)2)
At the -3 dB bandwidth of the combined circuit
itr;. - vi2 AvXAvZ AvXAvZ
(3.117)
(l + (/c//Cl)2)(l + (/C//C2)2) (3.118)
or
(l + (/c//c.)2)(l + (/c//c2)2) = 2
Solving (3.119) for fcX gives
2
(3.119)
fcl ~ fc
1-1/2
1 + (fc/fczY
1 (3.120)
Another useful result from (3.119) is
So =
/c2i+/c22 ,
2 V 5 +/el/ c22
1/2
(3.121)
3^2
Therefore, since /c2 = 47.64 MHz and fc = 45 MHz, (3.120) gives fcX = 188.7 MHz.
To determine Rguti- Q,i must be known. This can be calculated from the
layout shown in Figure 3.19. Although this layout is that of the final design, no
objection of a priori knowledge is justified here since the general form of the layout
is known at this stage, as well as the size of the second-stage-drive transistor. Then
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from (3. 1 1) and Table 3.2
Cinsfz - (1 ~ 0.8B4)(0.358(250) + 0.0408(125)) + 0.114(125) + 2(1.20) (3.122)
Where 2Cgb was used since the second-stage-drive transistor has been
"folded"
as
shown in Figure 3. 19.
The sidewall-junction capacitance of the output node of the first-stage, source
follower is given by (3.7) from (3.8) with NA = Nqhst,^ and NB = <NBCh> from Table
3.1, and <pm + VSB = 6.5 V. This results in Cs/W = 0.126 fF//zm. Then, from Table
3.2 and Figure 3.19,
Couti - CjAj + Cs/wPs/w + WuCgdo (3.123)
C^n = 0.0499(192) + 0.126(30) + 0.114(16) = 15.18 fF.
Cix also consists of stray interconnect capacitance comprised of metal over
field + LTO, poly over field oxide, and poly-to-metal-overlap capacitances. These
are computed from equation (3.17), Figure 3.19 and information provided in Table
3.1. The result is CIC = 39.63 fF Therefore, CLl = CINm + Cmitx + CIC = 82.43 fF,
and from (3.110)
Routi = PTr/ r
= 10.23 kf) (3.124)
And by (3.53)
*5i + 1/gm = -ffoun/4,1 = 1157 kO (3.125)
for the first-stage-drive transistor. And as before,
Pbch #^+ (2 ^KIdsiYx/Z = 11.57(10^) (3 126)
which reduces to
Vli ~ Wx,, (4.0786 + 2.9866(l0-4)//iJsi) + 4.1586 = 0 (3.127)
Where WDx is in /zm for pBCn = 4.72 kfl/sq, Log
= 5 /zm and K = 25 /zA/V*. Note that
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(3.127) predicts the minimum value of WDx that must be used to provide the
required bandwidth. A wider transistor passing the same current would have a
larger gm and hence a lower 7?^ . However, a wider transistor would also have a
larger CJN, hence a lower Re would result. The minimum width of QDX is obtained
by taking the limit of (3.127) as IJDSl approaches . This results in a minimum
WDx ra 2.0 /zm. Table 3.3 shows some solutions of (3.127) for various bias currents.
The choice of IDSl is based on several factors. Firstly, the slew rate (SR) of the
amplifier should be less than its fall time given by (3.112) to be tf = 1.85 ns.
Therefore, the slew rate defined by
Idsi - Q,i tj. - CLxSR (3.128)
should satisfy the relationship
" = -sR--7D^rAV^<t'> (3.129)
which implies
Table 3.3: Minimum Width of Flrst-Stage-Drive Transistor vs Bias Current
Based on Bandwidth Requirements for a 2 /zm Long FET
Ids (niA) WDX (/zm)
0.01 33.8
0.05 9.62
0.10 6.42
0.20 4.68
0.30 4.05
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Therefore, T^j > 89.11 /zA for AF^n 2.0 V. (AF0Ull is determined by estimating
CFDtJJ k 10 fF- and using A^p equal to the sum of two saturated pixels at 70,000
electrons each.) Thus, IDSl is set to ra 0.1 mA, (or more), which from Table 3.3
results in WDx > 6.42 /zm.
The upper limit on Idsi may be determined from the drain-to-source
saturation voltage (VdsAt, ) of the load transistor QLX. This limitation was discussed
in section 3.4.3 and is illustrated by (3.64). That is, as Idsi increases for a given
drive-transistor width (Wx) and a fixed, minimum-input level (Ifa ) the source
potential of QDX necessarily decreases. The minimum level of VSx - Veutx that can
be allowed is dictated by VDSAtl- Therefore, solving (3.64) for Wx with IDSx as the
independent variable results in
2/D51^2
W (vINMJN-vTxy
KW2
ZlDSl PBCHlcc(VINmN
~ VTl) + ~~D I'l-*1
+ Ids i Pbcn LEg = 0 (3.131)
Where RsX has been approximated by pBCBLcc/ Wx Then, with VINmN ra yRD hV0Uti
= 4.0V., WZ/LZ -\,Lcg- 5.0 /zm, and VTx ra -1.5 V., (3.131) reduces to
l^f (30.25 - B(104)jW - fK,/zj5i4.196(l05) + 7&i5.5696(l08) = 0 (3.132)
(3.132) defines a curve that represents the upper limit of IDsi for a given
first-
stage-drive transistor width ( Wx) or vice versa, the minimum width Wx for a given
current IBSX- Table 3.4 shows some solutions of (3.132) for various bias currents.
The width and bias current of QDX must therefore lie somewhere between the
two curves defined by (3.127) and (3.132).
Another curve can be determined based on equation (3.3). This curve gives
the optimum width of QDX versus IDsi fr tne minimum amount of noise. A
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Table 3.4: Minimum Width of First-Stage-Drive Transistor vs B&as Current
Based on Bias Requirements for a Load FETW/L = 1.0
Idsi (.A) WDx (/zm)
0.05 0.73
0.10 1.74
0.15 3.24
0.20 5.61
0.25 9.89
computer program has been written which computes all three of these curves and
is presented in Appendix 4. The results of these calculations are presented below
in Figure 3.21.
Therefore, the width of QDX is chosen by minimum slew-rate requirements at
Idsi = 0.1 mA which results in WDx = 6.42 /zm. This value lies slightly above the
intersection of the two curves given by (3.127) and (3.132), and allows some margin
in which the bias current IBsi may be chosen. A wider transistor will result in a
larger Cm , and a narrower transistor will result in a very narrow margin of safety
in terms of bias conditions and speed limitations. Therefore, through use of
(3.109), the layout of QDX as shown in Figure 3.19 results. QLX is drawn with its
width approximately equal to that of the actual width of active area of QDX, and
with its width-to-length ratio, WLx/ LLx = 1.0 as used in (3.132).
The parasitic series resistances are determined for the layout shown in Figure
3.19 by the use of (3.20) with pBCB - 4.72 kO/square. The results of these
calculations are shown below in Table 3.5.
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Figure 3.21: First-Stage Drive TransistorWidth vs Bias Current
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Table 3.5: Series Source andDrain Resistances
Resistance
Component
No. Squares
(squares)
Resistance
Value (kfl)
R*>di 0.764 3.60
Rsm 0.B26 3.90
RDLX 0.235 1.11
PsLi 0.260 1.23
RDDZ 0.0255 0.120
RSDZ 0.0255 0.120
3.6.3. Responsivity
From Figure 3.19. equation (3.11) and Table 3.2, the total gate-to-source
capacitance of QDX is
Cgs = CgSAc + WgsoCgs, = 0.3580(2(4.715) + 6(4.715)) + 13.43(0.0408) = 14.05 fF
and the total gate-to-drain capacitance of QDX is
Cgd = WgdoCgdO = 9.43(0.1135) = 1.07 fF
The gate-to-bulk capacitance is given by (3.18) and (3.19) for both the 2 /zm and 6
/zm long gate tabs that overlap the field resulting in
Cgb = 0.3854 + 2(0.1064) + 0.8033 + 6(0.1064) = 2.04 fF
Therefore, since x = 0.1312 and hence AvX = 0.884 as previously determined, the
input capacitance of the first-stage source follower is given by
CisSF = (1 " Av^Cgs + Cgd + Cgb= 4.74 fF
The overlap capacitances of the output and
reset gate from (3.9) and (3.10) are
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Cfd/*r = WiRCgdo = 6(0.1135) = 0.681 fF
Cfd/og = WocC'gdo = 6(0.1135) = 0.6B1 fF
The metal-interconnect capacitance is made up of two parts (of two dielectric
thicknesses), and from (3.17) is given by
CJC = 0.2545(3) + 0.3217(3) = 1.73 fF
The floating-diffusion capacitance made up of bottom and sidewall components as
given by (3.5) and (3.7) respectively, is
Cpo = 36(0.0499) + 12(0.0672) = 2.60 fF
Therefore, the effective floating diffusion capacitance as given by 3.4 is
^FD,ff = Cpo + CIC + CIN$F + Cpd/oq + CfD/ip = 10.43 fF
And from (3.12), the input-referred voltage responsivity of this benchmark design
is
R, = ^r2 = 15.34 /zV/ electron
^FD,ff
Since R9 represents a figure of merit for a given electrometer design, these
same calculations are performed for conventional, surface-channel devices using
the same layout for comparison. The capacitive component values for these
calculations are taken from Table 3.2, and the results are summarized in Table 3.6
shown below.
The percent difference is defined as 100(Conv. - LDD) /LDD. Therefore, it can be
seen from Table 3.6 that the buried-channel LDD design offers a substantial
performance increase. The value of the body-effect parameter (x) for the surface-
channel transistor was calculated by dropping the (1 + C^/ C'DEP) term in (3.43),
with IDSX = 0.1 mA, (as for the BCH LDD FET), resulting in VSB = 4.4 V. at VIN = 6.0
V, with K = 25 /zA/V*. and with fpm = 0.72 V
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Table 3.6: Comparison of BCH LDD and Conventional Electrometer Designs
Component
Symbol
Component Value
Component
Units
%
Difference
Conventional LDD
C8*DX 2.66 1.07 fF 149
C9SDi 20.14 14.05 fF 43
CB*>D1 2.04 2.04 fF 0.0
Xl 0.08274 0.1312 - -34
Ki 0.924 0.8B4 - 4.5
Csn 6.24 4.74 fF 32
CFD/OG 1.69 0.68 fF 149
CFD/iR 1.69 0.68 fF 149
S 1.80 1.80 fF 0.0
Cg/w 1.68 0.806 fF 10B
Cjc 1.73 1.73 fF 0
Cfd,js 14.83 10.43 fF 42
Ro 10.79 15.34 42
3.6.4. Noise Performance
To optimize the noise performance of this design, computer programs have
been written based on the design equations developed above. The thermal noise is
computed based on (3.69), (3.97) and (3.99). The flicker noise is calculated based
on (3.67) with the integration performed as follows.
*> - 1 /-(i ffi/.y> = e; '' "^w (3133)
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Where e/ is a constant based on KF, W , L, etc.
The first of these programs, SFN01SE.F, calculates the input-referred noise of
the electrometer versus the width of a first-stage drive transistor of different
lengths. These results are shown below in Figure 3.22.
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The results show that a minimum length, (i.e., LSx = 2.0 /zm.), FET should be
used as previously suggested. The noise performance of this benchmark design for
various first-stage-bias currents is given in Table 3.7.
From this table it can be seen that Idsi k 120 /zA results in optimal noise
performance for this benchmark design. For IBsi < 120 /zA, the decrease in
transconductance (gmDX), and hence the increase in thermal noise (<Njy>)
increases the total noise (<A7i>). And for Idsi > 120 /zA, the increase in Cpo due
to an increase in x increases the kTC (<Nkrc>) and flicker noise (<NF>), hence
increasing the total noise <jVt>. It should also be noticed that the kTC noise is the
Table 3.7: Benchmark Design Noise Performance
Idsi
(mA)
gmDl
(/zS)
Xi
(fF)
<Nt>
(O
<Nm>
(O
<NF>
(O
0.05 89 0.1269 10.38 46.88 11.63 19.58
0.06 97 0.1278 10.40 46.84 11.35 19.60
0.07 105 0.1287 10.41 46.81 11.12 19.62
0.0B 112 0.1296 10.41 46.79 10.94 19.64
0.09 119 0.1304 10.42 46.78 10.79 19.66
0.10 125 0.1312 10.43 46.7B 10.67 19.67
0.11 131 0.1320 10.44 46.77 10.56 19.69
0.12 137 0.1327 10.45 46.77 10.47 19.71
0.13 143 0.1335 10.46 46.77 10.39 19.72
0.14 14B 0.1342 10.47 46.78 10.32 19.73
0.15 154 0.1349 10.47 46.78 10.26 19.75
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dominant noise source.
3.6.5. Design Summary
A schematic diagram of the finalized benchmark electrometer design is shown
below in Figure 3.23. The total chip area taken by this benchmark design is
approximately 3,200 /zm2, and its total power dissipation is only about 55 mW.
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Figure 3.23: Schematic Diagram of Benchmark Design
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3.7. Noise Reduction via CorrelatedDouble-Sampling
As previously noted, the kTC noise is by far the dominant noise source of this
type of electrometer. To eliminate this noise, a technique called Correlated
Double-Sampling (CDS) can be employed. This technique was originally described
by M. White, et. al [24]. A circuit for realizing this function with an equivalent
circuit model [25] is shown in Figures 3.24 and 3.25 below. Figure 3.25 is a
representation of the circuit for the time interval, AT, between the ends of the
clamp and sample pulses. The transfer function of this model can be determined
using Laplace transforms as follows. The output voltage of the differential amplifier
is given by
vod(t) = vx(t) - vx(t - hT) (3.134)
where vx(t) is the output voltage of the on-chip CCD electrometer. Therefore,
taking the Laplace transform of (3.134) results in
V9i{s) = Vx(s)(l - exp(-sAT)) (3.135)
Hence, the magnitude of its impulse response is given by
|/Wj2rr/)|2 = |1 - exp(-;27r/AT)|2 = 4sin8(,r/Ar) (3.136)
Since the on-chip amplifier has been modeled as a single-pole network with a
transfer function given by
IflmrOg*/)!8"
YVljTJTf (3 137)
where A, = AvXAvz and fc is its -3 dB bandwidth, the combined magnitude response
is given by
!>!>= f*M (3,38)
Note that this transfer function has zeros at / = n/A7\ where n = 0,1,2,3, -as
shown in Figure 3.26
-66-
ON-CHIP
AMPLIFIER X
vc
-o0C
figure 3.24: Schematic Diagram of a Common CDS Circuit
.x(t)
ON-CHIP
AMPLIFIER
Fc
I
^
IDEflL-DELRY LINE
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3.7. 1. Effect of CDS on kTC and 1/f Noise
Since the reset noise occurs within one pixel time, the JfcTC-noise voltages at
the inputs of the differential amplifier are completely correlated, (i.e.,
vkTc(t) - vkTc(t ~ A0-) Therefore, the kTC-noise voltage is completely removed.
A plot of the magnitude response as given by (3.138), is shown in Figure 3.26
below. Note that low-frequency signals are attenuated, and hence much of the
flicker noise is removed. Since burst noise is a low-frequency component, it too is
reduced. Without CDS, the input-referred burst-noise component is given by
<v> =eS? P- =-= ej Z- fcfb (3. 139)8 BJo (l + (///*)2)(l + (///c)2) *2/c+/6 K '
and with CDS by
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-6B-
<vS> = e f 4sin8(7r/Ay")d/ ( .' 6J0 (l + (///6)2)(l + (///c)2) {3-140)
which results in
<v> = en
{>/c
8 |/c(l - exp(-27T/6AT)) -/6(l - exp(-27r/cAr))
(3.141)
Therefore, CDS decreases <v> by a factor of
/c ~/fc
l/c(l -exP*-2*/**71)) "/6(1 " exp(-27T/cAT))] (3.142)
3.7.2. Effect of CDS on Johnson-Nyquist (Thermal) Noise
Since most of the flicker noise and all of the kTC noise have been removed,
the noise of this electrometer is reduced to just the thermal noise component.
This component is increased however, through the CDS system. This result follows
from direct calculation. From (3. 138), the thermal noise is given by
<vfa> =efafVf}?{?Tl V =evWc(l-exp(-27T/cAT)) (3.143)
o l + U / Jc)
Therefore, from (3.99), the thermal-noise power is increased by
2(1 - exp(-2/T/cA!r)). Although this component is increased at most by a factor of
2, the total noise power is decreased since the much larger component due to kTC
noise is completely eliminated. That is, compare <NkTC> = 41.12 electrons to
<NTH> = 10.67V2 = 15.09 electrons from Table 3.7 at IDsi = 0.10 mA. Also, the
attenuation of the burst- and flicker-noise components serves to decrease the total
amount of rms noise as these terms also are typically larger than that due to
thermal noise.
4. Experimental Results
A test structure has been designed, laid out and fabricated for measurement
of many of the AC and DC operating characteristics of the benchmark electrometer
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design. This structure consists of the two-stage amplifier exactly as it appears on
the device [l] for AC (bandwidth) characterization, and isolated first and second
stages for obtaining DC parametrics and operating point information. A schematic
diagram of this test structure is shown in Figure 4.1a, and the layout is shown in
Figure 4.1b below.
Figure 4. la: Schematic Diagram of Amplifier Test Structure
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wwwww
Figure 4. lb: Layout of Amplifier Test Structure
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The voltage responsivity is most easily measured along with the charge
capacity on the CCD device itself after the gain of the amplifier is known.
Therefore, no special test structure has been designed for this measurement. The
models used for calculation of the capacitive components have been shown [15,17],
and are therefore assumed, to be accurate. Hence, no special test structures for
these measurements have been designed either. Noise measurements were made
on the amplifier test structure previously described above.
4. 1. DC Parametrics andOperating Point
The channel potentials (<Pch), or threshold voltages are easily measured on a
Hewlett-Packard HP4145 Parameter Analyzer. The setup for this measurement is
shown in Figure 4.2. These measurements have been made for poly-1-gate FETs
with the BCH + BAR, (Buried-CHannel and BARrier), and BCH implants alone, and
are also shown in Figure 4.2.
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Figure 4.2: Poly 1 Channel PotentialMeasurements
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The channel potential for the BCH FETs is somewhat higher than expected.
This resulted from the BCH implant being too high, leading to a lower BCH sheet
resistance value, pBCH- This was verified from a standard van der Pauw structure
measurement resulting in pBCH = 4.38 kfl/square. (See Figure 4.3.) The channel
potential of the BCH + BAR FETs is very close to the target value of <pCH fa 2.0 V. at
Vc = 0.0 V. The zero-biased back-gate-threshold voltage for these transistors, (the
same as those used in the amplifier design), can be determined from the value of
the x-intercept of the channel-potential graph. This is seen to be about -3.0 V. from
Figure 4.2. That is, VT0 -3.0 V.
The lower sheet resistance of the buried channel leads to lower values of Rs
and RB, and hence R0lu- Rs. Rd< and
K"
were measured by the method described
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by Hsu [26] for the first- and second-stage- drive transistors. A schematic of the
experimental setup is shown below in Figure 4.4. For sufficiently low values of VD
such that
(VC-VT- VD/ 2) ^-ID\Ro -Rs-Rl (4.1)
it follows that
ID m j-Ji C(VG -VT- VD/2)(VD - ID(RS +Rd+ Ri)) (4.2)
Therefore,
or
K(Vg-Vt-Vd/2)Vd
iD 1 + K(RS +Rd + Rl)(VG-VT- Vd/ 2)
(4.3)
SMU3
5MU2
SMU1
HEULETT-PRCKflRD
PRRRMETER RNRLYZER
MODEL; HP4H5
Vr = 0 - 3 V
AVg = 0,5 V
o-^A/V ' V
VD
0,1 V ID
RS
HERTH DECRDE
RE5I5TRNCE
MODEL: EU-30R
Figure 4.4: FET Series ResistanceMeasurement
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Rs + Rd + Rl
(4.4)h Vd K(Vc-Vt- Vd/ 2)/ VD
Where K = J1CW/L. Therefore, (4.4) suggests that Rs, Rd, and K can be
determined by plotting 1/ID versus RL for various values of Vc, from which the x-
axis intercepts are given by
- Ru = Rs + Rd + [K(VG -VT- VD/ 2)]"1 (4.5)
Then (4.5) is plotted to give a y-axis intercept of (Rs + RD), and a slope of 1/ K.
These two plots are illustrated in Figure 4.5.
Table 4.1 gives the measured values of IB at various settings of Rl and VG at
VB = 0.1 V. for the second-stage driver QDe- Also given in this table are the Ru
intercepts computed from a least-squares fit to the measured data. In the linear
region, the measured threshold voltage for this transistor was Vj-o = -3.31 V. (by
extrapolating to IB = 0 A.)
VG1 = 8
VG2>VG1
VG3>VG2
Ri ( ohms )
Iniercept = ~R |_ [
A-RLi
U(ohms)
^Slope = 1/K
Intercept = R c+Rn
l/(VG-VT-VD/2)
(1/V)
Figure 4.5: Hots for FET Series ResistanceMeasurement
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Table 4. 1: QD2 Series Resistance Measurement Data
(V)
Drain Current ID (/uA) at R (Q)
(n)
Vc-VT-VD/2
(\r')
0 200 400 600 BOO 1000
0.0
0.5
1.0
1.5
2.0
2.5
3.0
264.3
2B9.2
310.5
328.6
344.0
357.4
369.0
171.0
181.1
1B9.3
196.0
201.5
206.1
209.9
127.4
133.0
137.4
140.9
143.7
145.9
147.B
101.5
105.0
107.9
110.0
111.5
113.0
114.2
83.67
85.92
87.34
89.35
90.90
91.B4
92.67
72.27
74.05
75.43
76.47
77.32
77.99
78.56
377.16
344.66
320.48
304.08
291.60
280.86
272.38
0.30675
0.26596
0.23474
0.21006
0.19011
0.17361
0.15974
From a least-squares fit to (4.5) using the data in the last two columns of Table
4.1, values of Rs = Rddz = 7B.4 0, and K = 22.5
/xA/V8 are obtained for QD2. These
measured values of RsD and Rddz are about half their calculated values as given in
Table 3.5. There are two reasons for this discrepency. First, the measured value of
Pbch was only 4.38 kfi/square, as opposed to the expected value of 4.72 kQ/square
that was used in these calculations. Second, it was seen from the resolution charts
on these particular devices that the contact holes were overetched by about 0.8
fim per edge. This reduces the value of Lqc in (3.20), i.e., Lcc - 2.2 /urn instead of
3.0 /urn as drawn. Using these actual values for pBCH and Log in (3.20) gives RgDi =
Rn = 78 49 0 which agrees with the measured result, and hence verifies the
accuracy of the model.
Table 4.2 gives these same measured data for the first-stage-drive transistor.
For this transistor, VT0 - -3.2B V. in the linear region of operation.
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Table 4.2: QD! Series ResistanceMeasurement Data
(V)
Drain Current ID (pA) at RL (Q)
Ru
(n)
Vg-Vt-Vd/2
(V"1)
0 100 500 1000 1500 2000
0.0
0.5
1.0
1.5
2.0
2.5
3.0
10.29
11.17
11.93
12.56
13.14
13.62
14.04
10.18
11.05
11.BO
12.44
12.97
13.45
13.85
9.7B3
10.5B
11.26
11.85
12.33
12.76
13.13
9.325
10.05
10.67
11.18
11.62
11.99
12.32
8.909
9.571
10.13
10.59
10.98
11.32
11.61
B.526
9.133
9.637
10.06
10.41
10.71
10.97
9681.7
8966.0
B400.3
7951.4
7627.7
734B.3
7144.0
0.30960
0.26810
0.23641
0.21142
0.19120
0.17452
0.16051
From a least-squares fit to (4,5) from the data in the last two columns of Table
4.2, values of Rs + RdDi = 4.36 kQ and K - 58.3
pA/V2 are obtained for QDX. Using
K = 22.5 /aA/V8 measured on QDZ results in a measured value of (WDx/ LDi)e/f =
5.2p./2p.. The reason for the difference between the measured and calculated
values here, is because in the development of the theoretical expression for
(W/L)*// given by (3.109), it was assumed that the threshold voltages of both
parts of the gate of this transistor (as shown in Figure 3.18) were equal. However,
drain-induced-barrier lowering increases the magnitude of the threshold voltage
(makes it more negative) of the shorter part of the gate compared to that of the
contact tab. Therefore, more current will tend to flow under the shorter part of
the gate making the tab less effective in passing current. This then reduces the
effective W/L of the device.
The reasons for the measured values of RSvi and RDj)1 being lower than those
given in Table 3.5, (RSj)1 + Rddx = 7-50 kn)- are the same as those discussed
-77
previously. By taking the ratio of the calculated value of RSj>1 to (RSj>1 + Rj, ), and
multiplying this by the measured value of (RsD1 + Rd ) gives a measured value of
Rsm = 2.27 kf). Similarily, RDi)1 = 2.09 kf).
Figure 4.6 shows the IV curves of the first-stage-load transistor. From these
ID
(UA)
200.0
MARKER 6.0000V . 118. 9uA )
r 1
I
^7 Iii I1 1
i !
20.00
/div i
i
'17 .
i
i
i ii
W77*
.0000
.00 no 10
VDS 1.000/div ( V)
Chl=VS
Varlablel:
VDS -Ch2
Linear sweep
Start .0000V
Stop 10.000V
Step .5000V
Varlable2:
VG -Ch3
Start -3.0000V
Stop 2.0000V
Step .5000V
Constants:
VS -Chi ,0000V
Figure 4.6: Measured IVCurves of first-Stage Load jFET
-7B
curves it is seen that VGL * 1.0 V. is required for a bias current of IDSi 0.1 mA
(from slew-rate requirements.) Also note from this figure that VDSAT Ra 3 4 V. for
this transistor at VGL = 1.0 V. As discussed in section 3.4.3, VDSAt limits the
minimum value of V0x and VJNx.
Figure 4.7 shows the measured 10 characteristics of the first stage. Also
shown in this figure is its low-frequency, small-signal voltage gain.
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As can be seen from this figure, the input-voltage range is restricted to about
40 < VINX < 12.0 V with Vql = 1.0 V for linear operation. The lower bound on VWx is
consistent with the requirement that V0x > VDSAT as given by (3.62), and the upper
bound is consistent with the requirement that VINx must be approximately less
than (Vdd - VTx) as given by (3.61). Since the transfer of signal charge onto the
floating diffusion will decrease the potential across it, the reset drain should be set
above 4.0 V by about kVFD. Therefore, VRD ra 8.0 V as this will allow for sufficient
signal swing with Vql = 1.0 V.
Figure 4.7 also shows that AvX w 0.85. This compares quite well with the
expected value of 0.88. This small error of sa 3.5 % is partialy due to the fact that
gds of the load was neglected in the theoretical calculation. (The measured value of
AyZ is 0.880 as can be seen by Figure 4.9. This value is closer to the predicted value
because an (almost) ideal-current source was used for the load.)
Therefore, using these experimentally measured parameters, (KDx - 58.3
pA/V2, RSm = 2.27 kf), IDsi - 119 pA and AuX - 0.85), a theoretical value of Routx =
9.14 kf) is obtained from equation (3.53) where gm \Z2KIDS . Figure 4.8 shows the
experimental setup and data for measuring Riti directly using an HP4145
Parameter Analyzer. The results of this measurement gives Routx = 11.5 kf) which
verifies the theoretical expression given by (3.53).
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Figure 4.9 shows the measured 10 characteristics and low-frequency, small-
signal-voltage gain of the second-stage amplifier.
Using the measured values of KBZ = 1.41 mA/V8, IDsz = 4-9 mA, Rsvz = 7B.4 f)
and A^z - O.BB for QDZ, along with equation (3.53) gives a theoretical value for Routz
= 306 f). This is in fairly good agreement with the results of direct measurement
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(Routz - 391 f)) as shown below in Figure 4.10. Since the value of RSj}g is in close
agreement with measured data, and since there is close agreement between
equation (3.53) and the measured value of Routx for the first-stage, it is suspected
that the value of gm of the second-stage-drive transistor "rolls off"at relatively
high-current levels. That is, it does not follow the ideal-square-law relationship.
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This is an indication of the accuracy of this model. However, the simplification in
the circuit analysis that results, more than justifies its use. Caution should be
observed however, since the effect is to underestimate the value of R^ , resulting
in a lower bandwidth than expected.
The second stage was biased at 4.9 mA for these measurements since this is
the measured value of IF for the J511 constant-current source to be used for the
AC characterization. Figure 4.11 shows the measured IF versus VF for this device.
Also note the flatness of the IV curve indicating the nearly-ideal behavior of the
J511 device.
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4.2. AC Characterization andResponsivity
A Hewlett Packard HP3577A Network Analyzer was used to measure the -3 dB
bandwidth of the amplifier on one of the 12-pad-test structures shown in Figure 4.1,
bonded into a 16 pin, CERDIP package. This part was plugged into the experimental
setup shown in Figure 4. 12.
The results of this measurement are shown in Figure 4.13 where the gain has
been normalized to unity at DC.
The components of the second-stage-load capacitance were measured using a
Hewlett Packard model HP4277A LCZ meter with an HP16047A test fixture. Figure
4.14 shows the capacitance (CF) of the Siliconix J511 versus bias voltage, VF. The
HEULETT-PRCKRRD
NETUORK RNflLYZER
MODEL: HP35??fl
Figure 4. 12: Amplifier Bandwidth Measurement Setup
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Figure 4. 13: Amplifier Bandwidth Measurement
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same device was used for Figure 4.11, and in the bandwidth and noise
measurements. Note from Figure 4.14 that at VF = 6.0 V, CF - 6.3 pF
Figure 4.15 shows the collector-base capacitance of a GE 2N3904 NPN BJT
versus collector-base voltage. Note from Figure 4.15 that at Vcbo = 9.0 V, Ccbo =
1.97 pF. The pin-to-pin capacitance of the CEKDIP package used was measured at
2 pF resulting in CLZ = 10.27 pF. Therefore, using the measured value of RouiZ =
391 f) gives fcz = 39.63 MHz. Also, using the measured value of Routx = 11.5 kf) and
the theoretical value of CLx = 62.43 fF gives fcX = 167.9 MHz. These two corner
frequencies combine by (3.121) to give an overall-bandwidth of fc - 37.7 MHz. This
results in a 1.48 ns increase over the targeted tf 7.8 ns.
I
O
c
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figure 4. 14: Siliconix J511 Capacitance vs ffias Voltage
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The electrometer's voltage responsivity is measured by electrically injecting
signal charge into the horizontal CCD, and by simultaneously monitoring the reset-
drain current and output voltage. The reset-drain current is integrated with
respect to time to give the amount of signal charge, and the corresponding change
in output voltage is recorded. Therefore, since \ is known, CFDtf/ is given by (2.5).
The experimental setup for making this measurement is shown in Figure 4.16. If
the CCD is clocked at fhoriz with a charge-injection-duty cycle, D, the
electrometer's voltage responsivity is given by
R, =
g fHQRIZ bVout
AvIrd
(4.6)
Where Ird is the reset-drain current, AV^t is the change in output voltage,
and 4,
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figure 4. 16: Voltage-ResponsivityMeasurement Setup
is the overall voltage gain of the on-chip, two-stage-source follower and off-chip
buffer. The duty cycle, D, is defined as the number of CCD pixels containing signal
charge to the total number of pixels per line, where each of the pixels containing
signal charge carry the same amount. However, since IRD also consists of a
leakage term, AI/^ should be taken at several different signal levels, resulting in a
plot of AF^ versus IRD The slope of this plot is then used in conjunction with (4.6)
to give the value of Ra . Figure 4.17 shows the experimental results of this
measurement. From the slope of Figure 4.17 and equation (4.6), R, = 14.67
with 4, = 0.73, /horiz = B34 MH2- and D = 05 The theoretical value of /?,
= 15.3
pX/e-
is higher than the measured result since the voltage gain of the first stage
was 0.85 as opposed to 0.884 as used in the model. Therefore, Qv5/. is actually
B9
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Reset-Drain Current -Ird- (nA)
100
figure 4.17: Voltage-ResponsivityMeasurement
somewhat higher than predicted. From Table 3.6, Cgdm = 1.07 fF, Cg,Dl = 14.05 fF
and CgbDy - 2.04 fF. Therefore by equation (A1.21). CINsF
= 5.22 fF using AvX - 0.85
as measured. Adding this value to the other components given in Table 3.6 results
in a theoretical value of Cpo^j - 1091 fF which corresponds to a value of Re
=
14.67 This then is in exact agreement with the measured result verifying
the theoretical model.
4.3. Noise Measurements
The output amplifier's noise-spectral density was measured using the same
setup as used for bandwidth
measurements except that the HP3577A Network
Analyzer was replaced with a Hewlett-Packard HP3585A Spectrum Analyzer. (See
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Figure 4.12.) The results of this measurement are shown in Figure 4.18 where the
output-noise voltage has been referred to the input through the gain of the
measurement system. (The noise power of the measurement setup alone has been
subtracted.) A theoretical curve fit to this measured data is given by
Using (3.99), (3.133) and (3.139) to integrate (4.7) results in <vF> = 1.21 1(10-8) V2,
or <vSF> = 110 pN rms over the measured 35.9 MHz bandwidth. Therefore, using
Rt = 14.67 results in an input-referred, source-follower noise of <Nsp> =
7.50 electrons rms. The difference between the measured and theoretical values is
primarily due to the fact that the theoretical value was determined using noise
parameters measured from surface-channel transistors. Therefore, since the low-
frequency-noise characteristics of the buried-channel device are much lower, the
theoretical value was an overestimate, i.e., it was a
"worst-case"
number. Using
the measured burst- and flicker-noise terms together with theoretical values for
the thermal-noise terms in (3.97) gives <vF> = 1.75l(l0-8) V2, or <vSF> = 132.3 pN
rms, (where RSx was the measured value, and gm for the load and drive transistor
were calculated using K = 25
pA/V2 at Ids: = 200 pA resulting in <vm>/df =
13.94 nV/VHz.) Therefore, using R, = 14.67 results in an input-referred,
source-follower noise of <Nsf> = 9.02 electrons rms. The difference here is due to
the error in equation (3.97). That is, (3.97) is an overestimate of the noise voltage
as discussed in section 3.5.2. A summary of both the measured and theoretical
results for the important characteristics of this electrometer is given in Table 4.3.
Note that in Table 4.3, the model parameters have been calculated based on
the theoretical expressions developed in section 3 from measured-component data
where appropriate as discussed throughout this section.
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Table 4.3: Electrometer Characteristics; Theoretical andMeasured
Parameter
Symbol
Parameter Value
Parameter
Units
Error
(%)
Measured Model
Idsi 119 119 pA -
R*di 2.27 2.90 kf) 28
rddx 2.09 2.42 kf) 16
4,i 0.85 0.B8 3.5
Routl 11.5 9.14 kf) -20
Idsz 4.9 4.9 mA -
RSdz 78.4 78.5 f) 0.13
RDDZ 78.4 78.5 f) 0.13
Az 0.880 0.887 0.80
RoutZ 391 306 f) -22
fo 35.9 37.7 MHz 5.0
Ro 14.7 14.7 0
<NSF> 7.50 9.02
e~
rms 17
Conclusions
In recent years, LDD MOSFETs have been given much attention as a means to
improve reliability and performance of VLSI digital
ICs. They have been shown to
reduce degradation caused by hot-carrier effects, reduce avalanche breakdown
and punchthrough voltages, reduce
short-channel effects on the threshold voltage
Vf and increase speed [27,28,29].
A device similar to an LDD MOSFET is used here in an analog application
to
decrease the input capacitance of a CCD floating-diffusion electrometer. By
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decreasing this capacitance, a significant improvement in the S/N is made as
suggested by (3.3). It has also been shown both theoretically and experimentally
that the series, source and drain resistance of these devices do not significantly
effect the performance of this circuit, but need to be considered.
A self-aligned source /drain contact scheme has been used for reducing this
capacitance and simplifying the fabrication process. The trade off of this scheme
is between process simplification and circuit performance. It was shown by
equation (3.53) that the output resistance, and by equation (3.97) that the input-
referred noise of the source-follower configuration are primarily affected by the
series resistance of the source as compared to that of the drain. It was also shown
that the input capacitance of the source-follower amplifier is more affected by Cffdo
than Cgao as seen by equation (3.11). This suggests that the output resistance and
noise may be reduced through the use of an additional source-implant mask. This
mask would be designed so that the source node of the FET is self-aligned to the
source edge of the gate as discussed in section 2 on pages 6-9. This would
eliminate Rs, and therefore reduce Rout and the input-referred noise. The
increase in Cgso would be negligible compared to the overall gate-to-source
capacitance. Cgs. Also since this term is multiplied by (l - A,) where A, is close to
unity, its effect on CINsj, is further reduced. However, the
n+ drain region would
remain separated from the drain edge of the gate, thereby maintaining a low value
of Cgdo , and hence, a low value of CJNsr
A buried-channel LDD design is used to reduce noise as
compared with a
conventional-surface-channel device. This reduction was seen to be brought about
for two reasons. First, the use of a buried-channel device was seen
to greatly
reduce the low-frequency, flicker-noise component of the FET typically seen
with
surface-channel transistors. And second, even though the body effect of a
buried-
channel FET is greater than that of the surface-channel device, (thereby reducing
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the small-signal, voltage gain of the source-follower configuration), the input-
capacitance of the common-drain configuration was shown to be smaller for the
buried-channel, LDD-transistor design. (See Table 3.6.)
As previously mentioned, the use of buried-channel FETs was seen to greatly
reduce flicker noise. A further reduction in this component may be realized in a
process where the barrier regions of the CCD are formed with a single implant,
thereby reducing the amount of implant damage. (The storage-region-implanted
FETs were not used since the magnitude of their threshold voltage was too large,
resulting in a very low operating range, the upper limit of which is given by (3.61).)
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7. Appendix 1: Basic Amplifier Circuits
There are four (4) basic circuit configurations to be considered for use as
preamplifiers in the electrometer's design. These are:
1. Common-Drain Amplifier
2. Common-Source Amplifier
3. Common-Gate Amplifier
4. Source-Coupled Pair (Differential Amplifier)
The noise performance of these basic circuits is to be evaluated and
compared, (neglecting capacitive and series source/drain resistance effects.)
The common-gate circuit can be immediately eliminated from consideration
due to its low dc input resistance. (The other configurations have essentially an
infinite input resistance of the insulating gate oxide.) A low-input resistance can
quickly drain charge-off of the floating diffusion, thereby limiting the minimum
speed of operation and making accurate sampling difficult.
Common-Source Configuration (with depletion load)
<v& j > due to <ijjx > With vin = 0, it can be seen from Figure Al . 1 that
<VoX>= (rdsl\\Tdsz)(<iDl> ~ <v0i>gmbz) (Al.l)
Therefore,
^ . ..
(r<feil lr<feg)<*Ji> /A1 9v<voi> = t~. ? n (A1.2)
It can also be seen from Figure Al.l that the small-signal voltage gain is given by
_
gmi^iWr^z) ( 3)* 1 +gmbi(rdai\\rdsz)
Therefore, the input-referred mean-square noise voltage due to <i$x > is given by
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<l,> ^o=-^bs
Figure Al. 1: Common-Source Configuration
<i> =
<iSi>
0ml
(A1.4)
<v^2> due to <ii2>
Since <ijh> and <ij2> are in parallel,
, z ^
<*&>
<&2>= "T2
0ml
(A1.5)
Therefore, the total mean-square input-referred noise voltage for
the common-
source configuration is given by
<v&>-
<igx> + <iz >
0ml
(A1.6)
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Common-Drain Amplifier
<v& 1 > due to <ifix >
With v^ = 0, it can be seen from Figure Al.2 that
<^oi> = fafcj \rdsz)(<iDX> - <voX>(gmX + gmbx))
or
<v0 x> =
(rcfcil \r<isz)<iDi>
1 + (0ml + 0m6l)(7-.fcl| Wdsz)
It can also be seen from Figure Al.2 that
0ml("<fcll \Tdsz)
Av = 1 + (0ml + 0m6l)("<fcl I \Tdsz)
Therefore,
(A1.7)
(A1.8)
(A1.9)
oV,
in-
DD
Ql
J_
<j0
Q2
~1
0<ik> ^ ^dsl v0=-v^_
Figure Al.2: Common-Drain Configuration
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,8 >-
<*&>
iini> -=
az (ALIO)
0ml
<v&z > due to <i/5z >
As before,
<vlz>=^~ (Al.ll)
0ml
And hence the total mean-square input-referred noise voltage for the common-
drain configuration is given by,
+ <a>
(Aii2)
0ml
Source-Coupled Pair (Differential Amplifier)
The differential amplifier's noise performance is analyzed under three
assumptions: The common-mode gain of the amplifier is assumed negligible, and
the active current source and loads are modeled as noiseless resistors. The results
obtained using these assumptions will be sufficient to make a judgment on this
configuration. With v^ - vd - 0, it can be seen from Figure A1.3 that
<voX> = <i0i>(r<fc | \Rl) (Al.l3a)
<voZ> = ^dzHtosWRl) (A1.13b)
Since <ioi> and <iBz> are statistically independent, the mean-square output noise
voltage is given by
<v02> = 2<iS>(rds\\RL) (A1.14)
where the magnitudes of <i/n> and <iDz> are assumed equal for a symmetrical
circuit. It can also be seen from Figure A1.3 that the small-signal voltage gain of
the circuit is given by
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o VBIR5
rds2l 9^^&2<jy
+
-wd/2 = *gs2
X
figure A1.3: Source-Coupled-Pair Configuration
A/d = 2gm -f- (rus \\Rl) = gmVd(Tds I \Rl)
= gmVin(rds I l-^i) (A1.15)
Therefore, the total mean-square input-referred noise voltage for the differential
amplifier is given by
<vl> = 2
gm
(A1.16)
which is a factor of two higher than that of the common-drain or source
configurations, (again neglecting the noise contribution due to the load.)
It can also be shown that the use of feedback offers no advantage in terms of
noise performance [19]. This is intuitive, since any real feedback network is
nonideal, (i.e., noiseless), and will therefore only add more noise to the system.
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By comparing (A1.6), (A1.12) and (A1.16) it can be seen that only the
common-source and drain configurations warrant further consideration.
Therefore, their input capacitance needs to be determined and compared before a
choice can be made. A simplified model for determination of the input capacitance
of the common-source configuration is shown in Figure A1.4 The small-signal input
capacitance is defined as
/to
QjV -
sFw,
Therefore, from Figure A1.4 it can be seen that
/to = sCgs V^ + sCg^V^ - V0) + sCgb V*
Since V0 = A V^, the common-source input capacitance is given by
CiNrs - Cgs + Cgb + (l - Av)Cgd
(A1.17)
(A1.1B)
(A1.19)
in
o^o
+
Cqd
n=vgsiCgs+Cgb<i)9"wgs < rds
+
Figure A1.4: Simplified Common-Source Model
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It is also noted that Ay = -gm(r^ \\RL) < 0 for this configuration, and therefore,
Cgd is effectively increased for the common-source circuit.
A simplified model for the common-drain configuration is shown in Figure A1.5.
From Figure A1.5 it is seen that
/to =s(Cgb + CgJV* +sCgs(l - A. ) V^ (A1.20)
Hence, from (A1.17) the common-drain input capacitance is given by
CiNcd = Cgi + Cgb + (1 -Av)Cgs (A1.21)
where Av 1 for this configuration which effectively reduces C^. Therefore,
comparing the input capacitance of the common-source and drain configurations
term by term leads to the choice of the common-drain over the common-source
configuration due to its lower input capacitance. (Since a lower input capacitance
v in -
oVDD
Ql
-ov0
R L
Cgd + Cgb
+
+
C
V
in
<t>9r^gs
+
o
rdi
figure Al.5: Simplified Common-DrainModel
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decreases the input-referred noise in terms of rms electrons as shown by (3.1)
(3.4).)
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8. Appendix 2: Angled-Plate Capacitor
Figure A2.1 shows a capacitor formed by two electrodes at an angle of <p.
Since the structure has cylindrical symmetry, and V is a function of 0 only,
(neglecting fringing at the plate edges), the Laplace equation gives
r8 ao2
u (A2.1)
Integration of (A2.1) twice leads to
V(Q) = AQ + B (A2.2)
where boundary conditions give A = V0/<p and B = 0. Therefore, (A2.2) becomes
Since E = -IV,
V(3) = %-Q (A2.3)
GRTE OXIDE E
50URCE/DRRIN REGION
6S
figure A2.1: Angled-Plate Capacitor
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F - 1 9V
%- (A2.4)
ffT
Therefore, from Gauss' law
Q = t0XfEdS
= Eox f F dr dz (A2.5)
From the definition of capacitance, and by performing the integration given by
(A2.5), the capacitance for this structure is given by
C = -= f^ln(l + d/dg^) (A2.6)
'0 T
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9. Appendix 3: Source andDrain Resistance
Consider a conducting slab as shown in Figure A3.1 has a sheet resistance of p.
Therefore, the incremental resistance is given by
dLdR =p W(x)
where
W(x) = Wc + x Ice
and dL = dx. Therefore, (A3.1) becomes
Hence,
dR - p
dx
Wc+x(WG- Wc)/Lcg
u G
(A3.1)
(A3.2)
(A3.3)
figure A3. 1: Trapezoidal Conductor
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Lcc
R = picef -jz-jj -t
C "C\LCG -X) + WC
(A3.4)
Performing the indicated integration leads to
c Ice ,R=P-^rwc7]n Wc_
Wc
(A3.5)
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10. Appendix 4: Fortran Noise Programs
The first program, SFNOISE.F, is used to calculate the input-referred, source-
follower noise for various widths and lengths of the first-stage driver, QDX. Since
the second-stage driver is much bigger, its contribution to the total noise has been
neglected. That is, its transconductance is much larger than that of the first stage
resulting in lower-thermal-noise voltage, and its overall gate area is much larger,
resulting in a lower-flicker-noise component. The flicker noise of the
first-stage-
load transistor was also neglected since its area is much greater than that of the
drive transistor. The defining equations used in the program are those developed
thoughout the text with the exception of that used to calculate x- This equation is
developed as follows.
The body-effect parameter (y) from (3.43) as
* "
2Vp* + VSB (M1)
Where y is given by
\/2esqNA
7 = F<*-ox
Cox
1 +
Cdep
(A4.2)
Also, from Figure 3.13 it can be seen that the intrinsic-source voltage of the
first-
stage-drive transistor is
Vsb = Vw ~ V^ (A4.3)
and from (3.63b) that
w -VW + v'> (M 4)
But from (A4.2) and (3.41)
VTX = VT0 + 7\/<PBi + VSB (A4.5)
Where VT0 is the threshold voltage with VSB
= 0 V. Therefore, (A4.3) becomes
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VSB = VIN -V
Ids2Lx
wxK
- Vro - 7^/ipBi + VSB (A4.6)
But y/tpm + VSB = 7/2x from (A4.1). Therefore, by adding ?& to both sides, (A4.6)
becomes
$"= Fjw " Vt^- - v - ~?/2* + ** (A4 7)
or
4X2
rw -V
Ips2Lx
WXK"
~ VT0 + fBi - 2x7s - y2 = 0 (A4.8)
which can be solved for as a function of Ids This equation is used in both
programs. A listing of SFNOISE.F is given below.
C
C
C
c
c
c
c
c
c
c
c
Program Name: SFNOISE.F
Written By: Eric G. Stevens
Abstract:
This program computes the input referred-noise in rms electrons
versus the width of the first-stage source-follower's drive transistor
for 2 um < L < 5 um. The bandwidth of the amplifier is assumed to be
limited by the second stage.
Constants:
real*16 Vi,L,W,sin,log,pi,BW
real*16 Lcg,rho,Wc,Rsl,gm,kT,Vth
real*16 Kf,Vgs,sqrt,kp,Cs,Cgb,Ids
real*16q,Cfd,Cgso,Cgdo,Cgsp,Vgsp,V
real*16 Ag,Wgd,Wgs,alpha,VkTC,a
real*16 gamma.Vin,phiBi,Vto,chi
pi = 3.141592653589793238
q= 1.602e-19
kT = 0.415e-20
kp = 25.0e-6
gamma = 0.6807
Vin = 6.0
phiBi = 0.7286
Vto = -3.3
Cgdo = 0.1135e-9
Cgso = 0.040807e-9
Cgsp = 3.580e-4
Cs = 5.693e-15
Leg = 4.0e-6
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rho = 4.72e3
Ids = 0.1 e-3
Kf = 2.56e-10*40.0e-12
alpha = 0.9
a = 0.75
BW = 45.0e6
C
C Program start and print header
print(H0,*)
' Electron Noise vs FET Width for L = 2 - 5 (um)'
do60j=2,5
L = 1.0e-6*j
ibegin = j*4
print(110,*)
' Iin W(um)'
printfllO,*)
' Iin Ne'J
print(110,*)
' 1'
C
C Vary width form L/2 to 10 um
do 50 i=ibegin,40
W = i*0.25e-6
C
C Compute actual gate area etc.
Wgd = 4.715e-6 + L'(W/L - 4.715/6.0)
Wgs = 10.715e-6 - L + L*(W/L - 4.715/6.0)
Ag = 28.29e-12 + (W/L- 4.715/6.0)*L**2
C
C Compute the series source resistance Rsi
if(Wgd.gt.9e-6) go to 5
Wc = 3.0e-6
goto 10
5 Wc = Wgd-6.0e-6
10 Rsi = rho*Lcg/(Wgd - Wc)*log(Wgd/Wc)
C
C Compute the body-effect parameter chi
a2 = 4*(Vin - sqrt(Ids*2*L/(W*kp)) - Vto + phiBi)
b2 = -2*gamma**2
c2 = -eammaM2
chi = (-b2 + sqrt(b2**2 - 4*a2c2))/(2*a2)
C
C Compute effective floating diffusion capacitance
Cgb = 7.0957e-10*L + 0.8937e-15
Cfd = chi/(l.O + chi)*(Ag*Cgsp + Wgs*Cgso) + Wgd*Cgdo + Cs + Cgb
C
C Compute kTC noise
VkTC = kT/Cfd
C
C Compute gm of drive transistor
gm = sqrt(2"W/L*kp*Ids)
C
C Compute thermal noise terms for single-pole network w/o CDS
Vth = alpha*(l + chi)/gm + Rsl*(l. + chi)*2
Vth = Vth + alpha*sqrt(2.*kp*Ids)*(l./gm+(l.+chi)*Rsl)**2
Vth = 0.5*pi*BW*4.0'kT*Vth
C
C Compute flicker noise component for single-pole network w/o CDS
Vf = BW"(1.0-a)(Kf/Ag)*pi/(2.0'cos(a*pi/2))
C
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C Add noise terms
Vi = Vth + Vf + VkTC
C
C Convert to input-referred electrons rms
Vi = Cfd*sqrt(Vi)/q
C
C Print results in SIMGR output format
W = W*1.0e6
50 print( 11 0,100) W.Vi
60 print(110,*)
' '
100 format( fB.4,2x,fB.4)
printhlO,*) 'Iin
W(um)'
print(H0,*) 'Iin scaler
printfllO,*}
'1'
print(110,*) '0
46'
print(110,*) '10
46'
print(ll0,*)
' '
print fl 10, *S 'Un W(um)'
print(110,*) "Iin
scale2'
printCllO.*}
'1'
print(110,*) '0
56'
print(ll0,*) '10
56'
print(ll0,*)
' '
stop
end
The second program, SFNOISE2.F, computes the width of the first-stage driver
with Lx - 2.0 p.m for speed, DC bias and optimum noise performance. Three curves
result as shown in Figure 3.21. A program listing is shown below
C Program Name: SFNOISE2.F
C
C Written By: Eric G. Stevens
C
C Abstract:
C This program computes the optimum width of the first-stage-drive
C transistor with L = 2 um versus the DC bias current Ids. Also
C computed are minimum widths as determined by speed and DC bias
C requirements.
C
C Constants:
real*16 Vi,L,W,cos.log,pi,BW
real*16 Lcg,rho,Wc,Rsl,gm,kT,Vth
real'16 Kf,Vgs,sqrt,kp,Cs,Cgb,Ids
real*l6q,Cfd,Cgso,Cgdo,Cgsp,Vgsp,V
real*l6 Ag,Wgd,Wgs,alpha,VkTC,a
real*16 gamma, chi,Vin,Vto,phiBi
pi = 3.1415926535B9793238
q= 1.602e-19
kT = 0.415e-20
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kp = 25.0e-6
gamma = 0.6807
Vin = 6.0
Vto = -3.3
Cgdo = 0.1135e-9 .
Cgso = 0.040807e-9
Cgsp = 3.5B0e-4
Cs = 5.693e-15
Leg = 4.0e-6
rho = 4.72e3
Kf = 2.56e-10*40.0e-12
alpha = 0.9
a = 0.75
BW = 45.0e6
L= 2.0e-6
C
C Program start and print header
print ( 110,*) ' Optimal FET Width vs Ids for L = 2 (um)'
print(110.*) 'Iin
Ids(uA)'
print(110.*}
' Iin Wopt(um)'
print(110,*)
' 1'
do 50 j=5,30
Ids = 0.01e-3*j
C
C Vary width form 2um by O.Olum
W = 2.0e-6
Vi = 1.0e6
2 Vio = Vi
Wo = W
W = W + 0.01e-6
C
C Compute actual gate area etc.
Wgd = 4.715e-6 + L*(W/L - 4.715/6.0)
Wgs = 10.715e-6 - L + L*(W/L - 4.715/6.0)
Ag = 28.29e-12 + (W/L - 4.715/6.0)*L**2
C
C Compute the series source resistance Rsi
if(Wgd.gt.9e-6) go to 5
Wc = 3.0e-6
goto 10
5 Wc = Wgd - 6.0e-6
10 Rsi = rho*Lcg/(Wgd - Wc)*log(Wgd/Wc)
C
C Compute the body-effect parameter chi
al = 4*(Vin- sqrt(Ids'2.0*L/(W*kp)) - Vto + phiBi)
bl = -2*gamma**2
cl = -gamma**2
chi = (-bl + sqrt(bl**2 - 4.0*al*cl))/(2.0*al)
C
C Compute effective floating diffusion capacitance
Cgb = 7,0957e-10*L + 0.8937e-15
d = chi/(1.0 + chi)'(Ag*Cgsp + Wgs'Cgso) + Wgd'Cgdo + Cs + Cgb
C
C Compute kTC noise
VkTC = kT/Cfd
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C Compute gm of drive transistor
gm = sqrt(2*W/L*kp*Ids)
C Compute thermal noise terms for single-pole network w/o CDS
Vth = alpha*(l + chi)/gm + Rsl*(l. + chi)**2
Vth = Vth + alpha*sqrt(2.*kp*Ids)*(l./gm+(l.+chi)*Rsl)**2
Vth = 0.5*pi*BW*4.0*kT*Vth
C
C Compute flicker noise component for single-pole network w/o CDS
Vf = BW**(l.0-a)*(Kf/Ag)*pi/(2.0*cos(a*pi/2))
C
C Add noise terms
Vi = Vth + Vf + VkTC
C
C Convert to input-referred electrons rms
Vi = Cfd*sqrt(Vi)/q
C
C Print results in SIMGR output format
if(Vi.lt.Vio) go to 2
Ids = Ids*1.0e6
Wo = Wo*le6
50 print( 110,100) Ids.Wo
print(H0.*)
' '
C
C Compute Wminl vs Ids given by bandwidth limitation on first stage
printfllO,*) 'Iin
Ids(uA)'
print(110,*) 'Iin Wminl
(um)'
print(H0,*)
'1'
do 60 j=5,30
Ids = j*0.01e-3
Wminl = 2.0393 + 1.4933e-4/Ids
Wminl = Wminl + sqrt(Wminl**2 - 4.15B6)
Ids = Ids*1.0e6
Wminl = Wminl
60 print(H0,100)Ids,Wminl
print(110.*)
' '
C
C Compute Wmin2 vs Ids as given from bias conditions
print(110,*) 'Iin
Ids(uA)'
print! 110,*) 'Iin
Wmin2(um)'
print(110,*)
'1'
do 70 j=5,25
Ids = j*0.01e-3
a = 30.25 -B.0e4*Ids
b = -4.196e5*Ids
c = 5.5696e8*Ids**2
Wmin2 = -b/(2.0*a) + sqrt(b**2 -4.0*a*c)/(2.0*a)
Ids = Ids*1.0e6
Wmin2 = Wmin2
70 print(110,100)Ids,Wmin2
print! 110,*)
' '
print(ll0,*j 'Iin
Ids(uA)'
print(110,*) 'Iin scale
1'
print 110,*)
'1'
printjllO,*) '0
0'
print(110,*) '300
0'
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printfllO,*)
' '
printfllO,*) 'Iin
Ids(uA)'
printfllO,*) 'Iin scale2'
print(llO,*)
'1'
printfllO,*) '0
10'
printfllO,*} '300
10'
printfllO,*)
' '
100 format( f8.4,2x,fB.4)
stop
end
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